M52334FP PLL-Split VIF/SIF IC REJ03F0164-0200 Rev.2.00 Jun 14, 2006 Description The M52334FP is IF signal-processing IC for VCRs and TVs. It enables the PLL detection system despite size as small as that of conventional quasi-synchronous VIF/SIF detector, IF/RF AGC, SIF limiter and FM detector. Features • Video detection output is 2 VP-P. It has built-in EQ AMP. • The package is a 20-pin flat package, suitable for space saving. • The video detector uses PLL for full synchronous detection circuit. It produces excellent characteristics of DG, DP, 920 kHz beat, and cross color. • Dynamic AGC realizes high-speed response with only single filter. • Video IF and sound IF signal processing are separated from each other. VCO output is used to obtain intercarrier. • As AFT output voltage uses the APC output voltage, VCO coil is not used. • Audio FM demodulation uses PLL system, so it has wide frequency range with no external parts and no adjustment. • This IC corresponds to only inter of NTSC system. Application TV sets, VCR tuners Recommended Operating Condition • In case of VCC and Vreg. OUT short Supply voltage range: 4.75 to 5.25 V Recommended supply voltage: 5.0 V • Incase of Vreg. OUT open Supply voltage range: 8.5 to 12.5 V Rev.2.00 Jun 14, 2006 page 1 of 18 M52334FP Block Diagram RF AGC EQ F/B AFT OUT DELAY 20 19 18 VIF IN 17 VIF IN 16 GND 15 RF AGC OUT 14 IF AGC FILTER 13 NFB 12 AUDIO OUT 11 VIF AMP RF AGC EQ AMP VIDEO DET IF AGC AF AMP APC FM DET AFT VCO LIM AMP VCC REG 1 EQ OUT 2 APC FILTER 3 EQ IN 4 Vreg. OUT 5 VCO COIL 6 VCO COIL 7 VCC 8 VIDEO OUT Pin Arrangement M52334FP EQ OUT 1 20 EQ F/B APC FILTER 2 19 AFT OUT EQ IN 3 18 RF AGC DELAY Vreg. OUT 4 17 VIF IN VCO COIL 5 16 VIF IN VCO COIL 6 15 GND VCC 7 14 RF AGC OUT VIDEO OUT 8 13 IF AGC FILTER SIF GND 9 12 NFB 11 AUDIO OUT LIMITER IN 10 (Top view) Outline: PRSP0020DA-A (20P2N-A) Rev.2.00 Jun 14, 2006 page 2 of 18 9 SIF GND 10 LIMITER IN M52334FP Absolute Maximum Ratings (Ta = 25°C, unless otherwise noted) Item Supply voltage1 Symbol VCC Supply voltage Vreg. OUT Vreg. OUT Power dissipation Operating temperature Storage temperature Surge voltage resistance Pd Topr Tstg Surge Ratings 13.2 Unit V 6.0 V 1225 −20 to +85 −40 to +150 200 mW °C °C V Condition VCC and Vreg. out is not connected to each other. VCC and Vreg. out is not connected to each other. Surge protection capacitance 200 pF resistance 0 Electrical Characteristics (VCC = 9 V, Ta = 25°C, unless otherwise noted.) Item Symbol Limits Test Conditions Switches set to position 1 unless otherwise indicated Test Circuit Test Point Input Point Input SG Min. Typ. Max. Unit VIF section Circuit current1 VCC = 5V ICC1 1 A — — 33 40.5 47 mA VCC = 5V SW4 = 2, SW7 = 2 Circuit current2 VCC = 12V Vreg voltage2 ICC2 1 A — — 31 40.5 49 mA VCC = 12V SW7 = 2 VCC = 12V VCC2 1 TP4 — — 4.7 5.00 5.3 V Video output DC voltage1 V1 1 TP1A — — 3.45 3.9 4.35 V Video output voltage8 Vo det8 1 TP8 VIF IN SG1 0.85 1.1 1.35 VP-P Video output voltage1 Video S/N Vo det 1 TP1A VIF IN SG1 1.85 2.2 2.55 VP-P Video S/N BW 1 TP1B VIF IN SG2 51 56 — dB 1 TP1A VIF IN SG3 5.0 7.0 — MHz Input sensitivity VIN MIN 1 TP1A VIF IN SG4 48 52 dBµ Maximum allowable input VIN MAX 1 TP1A VIF IN SG5 101 105 — dBµ AGC control range input IF AGD voltage GR — — — — 50 57 — dB V13 1 TP13 VIF IN SG6 2.85 3.15 3.45 V Maximum IF AGC voltage V13H 1 TP13 — — 4.0 4.4 — V Maximum IF AGC voltage V13L 1 TP13 VIF IN SG7 2.2 2.4 2.6 V Maximum RF AGC voltage V14H 1 TP14 VIF IN SG2 8.0 8.7 — V SW13 = 2 V13 = 4V Minimum RF AGC voltage V14L 1 TP14 VIF IN SG2 — 0.1 0.5 V SW13 = 2 V13 = 1V Video band width Rev.2.00 Jun 14, 2006 page 3 of 18 SW13 = 2 V13 = 0V SW1 = 2 SW13 = 2 V13 = variable M52334FP (VCC = 9 V, Ta = 25°C, unless otherwise noted.) Item Test Circuit Test Point Input Point Input SG Test Conditions Switches set to position 1 unless otherwise indicated Min. Typ. Max. Unit RF AGC operation voltage Capture range U Capture range L Capture range T AFT sensitivity V14 1 TP14 VIF IN SG8 86 89 92 dBµ CL-U CL-L CL-T 1 1 1 1 TP1A TP1A — TP19 VIF IN VIF IN — VIF IN SG9 SG9 — SG10 0.8 1.4 2.5 20 1.3 2.0 3.3 30 — — — 70 MHz MHz MHz mV/kHz AFT maximum voltage V19H 1 TP19 VIF IN SG10 7.7 8.2 — V AFT minimum voltage AFT defeat 1 V19L 1 TP19 VIF IN SG10 — 0.7 1.2 V AFT def1 IM 1 TP19 VIF IN — 4.2 4.5 4.8 V 1 TP3A VIF IN SG11 35 42 — dB DG DP 1 1 TP3A TP3A VIF IN VIF IN SG12 SG12 — — 2 2 5 5 % deg V3 SYNC RINV 1 TP3A VIF IN SG2 1.0 1.4 1.8 V 2 TP17 — — — 1.2 — kΩ VIF input capacitance SIF section CINV 2 TP17 — — — 5 — pF AF output DC voltage AF output V1 1 TP11 — — 3.5 4.4 5.3 V VoAF 1 TP11 SIF IN SG16 565 790 1125 mVrms THD AF 1 TP11 SIF IN SG16 — 0.4 0.9 % LIM AMR AF S/N 1 1 1 TP11 TP11 TP11 SIF IN SIF IN SIF IN SG17 SG18 SG19 — 55 55 42 65 65 55 — — dBµ dB dB Inter modulation Differential gain Differential phase Sync. tip level VIF input resister AF output distortion Limiting sensitivity AM rejection AF S/N Symbol Limits Rev.2.00 Jun 14, 2006 page 4 of 18 SW13 = 2 V13 = variable M52334FP Electrical Characteristics Test Method Video S/N Input SG2 into VIF IN and measure the video out (Pin 3) noise in r.m.s at TP3-B through a 5 MHz (−3 dB) L.P.F. S/N = 20 log 0.7 • Vo det NOISE (dB) BW Video Band Width 1. Measure the 1 MHz component level of EQ output TP3A with a spectrum analyzer when SG3 (f2 = 44.75 MHz) is input into VIF IN. At that time, measure the voltage at TP13 with SW13, set to position 2, and then fix V13 at that voltage. 2. Reduce f2 and measure the value of (f2 − f0) when the (f2 − f0) component level reaches –3 dB from the 1 MHz component level as shown below. TP18 –3 dB 1 MHz BW (f2 – f0) VIN MIN Input Sensitivity Input SG4 (Vi = 90 dBµ) into VIF IN, and then gradually reduce Vi and measure the input level when the 20 kHz component of EQ output TP3A reaches −3 dB from Vo det level. VIN MAX Maximum Allowable Input 1. Input SG5 (Vi = 90 dBµ) into VIF IN, and measure the level of the 20 kHz components of EQ output. 2. Gradually increase the Vi of SG and measure the input level when the output reaches −3 dB. GR AGC Control Range GR = VIN MAX − VIN MIN (dB) Rev.2.00 Jun 14, 2006 page 5 of 18 M52334FP V18 RF AGC Operating Voltage Input SG8 into VIF IN, and gradually reduce Vi and then measure the input level when RF AGC output TP14 reaches 1/2 VCC, as shown below. TP18 Voltage V18H 1/2 VCC V18L Vi Vi (dBµ) CL-U Capture Range 1. Increase the frequency of SG9 until the VCO is out of locked-oscillation. 2. Decrease the frequency of SG9 and measure the frequency fU when the VCO locks. CL-U = fU − 45.75 (MHz) CL-L Capture Range 1. Decrease the frequency of SG9 until the VCO is out of locked-oscillation. 2. Increase the frequency of SG9 and measure the frequency fL when the VCO locks. CL-L = 45.75 − fL (MHz) CL-T Capture Range CL-T = CL-U + CL-L (MHz) µAFT Sensitivity, V19H AFT Maximum Voltage, V19L AFT Minimum Voltage 1. Input SG10 into VIF IN, and set the frequency of SG 10 so that the voltage of AFT output TP19 is 5 V. This frequency is named f (3). 2. Set the frequency of SG10 so that the AFT output voltage is 4 V. This frequency is named f (2). 3. In the graph, maximum and minimum DC voltage are V19H and V19L, respectively. Rev.2.00 Jun 14, 2006 page 6 of 18 M52334FP TP19 Voltage V19H 5V 4V V19L f (3) µ= 1000 (mV) f (2) – f (3) (kHz) f (2) f (MHz) (mV/kHz) IM Intermodulation 1. Input SG11 into VIF IN, and measure EQ output TP3A with an oscilloscope. 2. Adjust AGC filter voltage V13 so that the minimum DC level of the output waveform is 1.0 V. 3. At this time, measure, TP3A with a spectrum analyzer. The intermoduration is defined as a difference between 0.92 MHz and 3.58 MHz frequency components. LIM Limiting Sensitivity 1. Input SG17 (Vi = 90 dBµ) into SIF input, and measure the 400 Hz component level of AF output TP11. 2. Lower the input level of SG17, and measure the level of SG17 when the VoAF level reaches −3 dB. AMR AM Rejection 1. Input SG18 into SIF input, and measure the output level of AF output TP11. This level is named VAM. 2. AMR is; AMR = 20 log VoAF (mVrms) VAM (mVrms) (dB) AF S/N 1. Input SG19 into SIF input, and measure the output noise level of AF output TP11. This level is named VN. 2. S/N is; S/N = 20 log VoAF (mVrms) VN (mVrms) Rev.2.00 Jun 14, 2006 page 7 of 18 (dB) M52334FP The Note in The System Setup M52234FP has 2 power supply pins of VCC (pin 7) and Vreg. OUT (pin 4). Pin 7 is for AFT output, RF AGC output circuits and 5 V regulated power supply circuit and pin 4 is for the other circuit blocks. In case M52334FP is used together with other ICs like VIF operating at more than 5 V, the same supply voltage as that of connected ICs is applied to VCC and Vreg. OUT is opened. The other circuit blocks, connected to Verg. OUT are powered by internal 5 V regulated power supply. In case the connecting ICs are operated at 5 V, 5 V is supplied to both VCC and Vreg. OUT. Input Signal 4 5 Signals (50 Ω Termination) f0 = 45.75 MHz AM 20 kHz 77.8% 90 dBµ f0 = 45.75 MHz 90 dBµ CW f1 = 45.75 MHz 90 dBµ CW (Mixed signal) f2 = Frequency variable 70 dBµ CW (Mixed signal) f0 = 45.75 MHz AM 20 kHz 77.8% level variable f0 = 45.75 MHz AM 20 kHz 14.0% level variable 6 7 f0 = 45.75 MHz 80 dBµ CW f0 = 45.75 MHz 110 dBµ CW 8 9 10 11 f0 = 45.75 MHz CW level variable f0 = Variable AM 20 kHz 77.8% 90dBµ f0 = Variable 90 dBµ CW f1 = 45.75 MHz 90 dBµ CW (Mixed signal) f2 = 42.17 MHz 80 dBµ CW (Mixed signal) f3 = 41.25 MHz 80 dBµ CW (Mixed signal) f0 = 45.75 MHz 87.5% TV modulation ten-step waveform Sync tip level 90 dBµ f1 = 41.25 MHz 103 dBµ CW f1 = 41.25 MHz 70 dBµ CW f1 = 45.75 MHz 90 dBµ CW (Mixed signal) f2 = 41.25 MHz 70 dBµ CW (Mixed signal) f0 = 4.5 MHz 90 dBµ FM 400 Hz ± 25 kHz dev f0 = 4.5 MHz FM 400 Hz ± 25 kHz dev level variable f0 = 4.5 MHz 90 dBµ AM400Hz 30% f0 = 4.5 MHz 90 dBµ CW SG No. 1 2 3 12 13 14 15 16 17 18 19 Rev.2.00 Jun 14, 2006 page 8 of 18 M52334FP Test Circuit VCC IF IN AFT OUT RF AGC OUT RF AGC DELAY Vreg. OUT 20 19 18 17 16 15 AF OUT 14 13 12 11 VIF AMP RF AGC EQ AMP VIDEO DET IF AGC AF AMP APC FM DET AFT LIM AMP VCO VCC REG 1 2 3 2.2 VP-P EQ OUT 4 5 6 7 + VCC VIDEO OUT Rev.2.00 Jun 14, 2006 page 9 of 18 8 9 10 M52334FP Typical Characteristics Thermal Derating (Maximum Rating) Power Dissipation Pd (mW) 1750 1500 1250 1225 1000 750 637 500 250 0 –20 0 25 50 75 100 125 150 Ambient Temperature Ta (°C) Rev.2.00 Jun 14, 2006 page 10 of 18 M52334FP Application Example 1 VIF IN 150 k 51 V13 TP19 2 150 k 1 TP11 SW13 27 k TP20 33 k 20 0.22 µ TP14 1:1 TP18 19 18 17 0.1 µ TP13 16 15 14 13 7.5 k 12 11 VIF AMP RF AGC EQ AMP VIDEO DET IF AGC AF AMP APC FM DET AFT LIM AMP VCO VCC REG 1 2 3 0.1 µ SW3 1 2 1k 62 1M L TP1A P F 4 5 6 9 10 51 VCO COIL 5540 SW4 2 Note: All capacitor is 0.01 µF, unless otherwise specified. The measuring circuit 1 is Renesas standard evaluation fixture. Rev.2.00 Jun 14, 2006 page 11 of 18 8 + 33 µ 1 TP1B 7 SIF IN TP8 2 SW7 1 A VCC Units R: Ω C: F M52334FP Application Example 2 Lo RX Hi Meter TP17 20 19 18 17 16 15 14 13 12 11 VIF AMP RF AGC EQ AMP VIDEO DET IF AGC AF AMP APC FM DET AFT LIM AMP VCO VCC REG 1 2 3 4 5 6 7 8 9 10 + 33 µ Note: All capacitor is 0.01 µF, unless otherwise specified. Rev.2.00 Jun 14, 2006 page 12 of 18 Units R: Ω C: F M52334FP Pin Description Pin 1 (EQ OUT) An output amplitude is positive 2.2 VP-P in the case of 87.5% video modulation. 1 Internal driving current: 3 mA 1.4 VO-P Pin 2 (APC FILTER) In the locked state, the cut-off frequency of the filter is adjusted effectively by an external resistor so that it will be in the range of around 30 to 200 kHz. In case the cut-off frequency is lower, the pull-in speed becomes slow. On the other hand, a higher cut-off frequency widen the pull-in range and band width, which results in a degradation in the S/N ratio. So, in the actual TV system design, the appropriate constant should be chosen for getting desirable performance considering above conditions. 2 Bias + 12 k (V2) (Pin 2 output) 3.0 VO-P (FM mod. frequency) fo (IF input frequency) 100 kHz Pin 3 (EQ IN) It is an open-base input. The IF AGC does not work correctly, unless a DC element of pin 8 output is applied to it. 3 Pin 4 (Vreg. OUT) 4 10.5 k + 3.8 k Rev.2.00 Jun 14, 2006 page 13 of 18 It is a regulated 5 V output which has current drive capability of approximately 10 mA. M52334FP Pin 5, Pin 6 (VCO COIL) 850 850 5 6 466 466 Connecting a tuning coil and capacitor to these pins enables an oscillation. The tuning capacitor of about 30 pF is recommended. The oscillation frequency is tuned in f0. In the actual adjustment, the coil is tuned so that the AFT voltage is reached to VCC/2 with f0 as an input. The printed pattern around these pins should be designed carefully to prevent an pull-in error of VCO, caused by the laekage interference from the large signal level oscillator to adjacent pins. The interconnection should be designed as short as possible. In case the printed pattern has the interference problem, a capacitor of about 1 pF is connected between pin 5 or 6 and GND so as to cancel the interference and keep enough pullin range even in a weak electric field. Pin 7 (VCC) VCC 7 + The recommended supply voltage is 5 V or 9 to 12 V. In the case of 5 V supply, it should be tied to pin 17. In the case of 9 to 12 V supply, a regulated output of 5 V are available in pin 17. Pin 8 (VIDEO OUT) An output amplitude is positive 2 VP-P in the case of 87.5% video modulation. 8 Internal driving current: 2 mA Pin 9 (SIF GND) 9 Rev.2.00 Jun 14, 2006 page 14 of 18 It is ground (GND) for the SIF. M52334FP Pin 10 (LIMITER IN) Terminal voltage: 2.2 V Bias 10 2k The input impedance is 2 kΩ. 2k Pin 11 (AUDIO OUT) 11 Internal driving current: 1 mA The FM detector can respond to the 4.5 MHz intercarrier signal without an adjustment and external components by adopting the PLL technique. The output DC voltages of 4.4 VO-P and 2.4 VO-P are in the VCC of 9 V and 5 V, respectively. Since its output frequency is more than 100 kHz in no loading condition, it can also respond to the multi audio broadcasting. Pin 12 (NFB) The frequency response of the audio output is set by the external capacitor of pin 12. Terminal voltage: 3.0 V 12 (Pin 11 output) In the case of 0.1 µF, the cut-off frequency is 35 Hz. 50 k (FM mod. frequency) 50 k 100 kHz Connecting series resistor to the capacitor above, can reduce an audio output amplitude. Pin 13 (IF AGC FILTER) In spite of the 1-pin filter configuration, 2-pin filter characteristics are available by utilizing the dynamic AGC circuit. VCC (V13) 13 1k 0 Rev.2.00 Jun 14, 2006 page 15 of 18 weak electric field (IF input) strong electric field M52334FP Pin 14 (RF AGC OUT) A current mode output is available in the reverse AGC operation. The maximum outflow current is 0.2 mA. The maximum inflow current is 0.2 mA. VCC 14 Tuner 0 Note: (in open-loop condition) (V14) weak electric field strong electric field (IF input) Connecting a nonpolarity capacitor of 1 F between pin 14 and pin 18 improves AGC operating speed. In that case, the capacitors between pin 14/pin 18 and ground should be removed. Pin 15 (GND) 15 It is GND pin except for SIF. Pin 16, Pin 17 (VIF IN) Bias 17 1.2 k 1.2 k SAW 16 Terminal voltage : 1.45 V It should be designed considering careful impedance matching with the SAW filter. Pin 18 (RF AGC DELAY) VCC 18 An applied voltage to the pin 18 is for changing a RF AGC delay point. In the 3-in-1 type application, the regulated output from the regulator is suitable for a power supply (VCC) to it, because there may be difference between the tuner and main board supply. TV tuner, VIF demodulator and RF modulator are togetherin one package. Rev.2.00 Jun 14, 2006 page 16 of 18 M52334FP Pin 19 (AFT OUT) Since an AFT output is provided by a high impedance source, the detection sensitivity can be set by an external resistor. The muting operation will be on in following two cases; 1) the APC is out of locking, 2) the video output becomes small enough in a weak electric field. VCC The maximum outflow current is 0.2 mA. The maximum inflow current is 0.2 mA. Tuner 19 VCC (V19) (in open-loop condition) VCC 2 0 note: (fo) In the case of 5 V supply, it should be considered that the maximum AFT and RF AGC output are less than 4.2 V and 4.7 V, respectively. Pin 20 (EQ F/B) Both the external coil and capacitor determine the frequency response of EQ output. The series connected resistor is for damping. 16.8 k 20 500 3.1 k + 3.9 k Rev.2.00 Jun 14, 2006 page 17 of 18 M52334FP Package Dimensions JEITA Package Code P-SOP20-5.3x12.6-1.27 RENESAS Code PRSP0020DA-A Previous Code 20P2N-A MASS[Typ.] 0.3g 20 E *1 HE 11 F 1 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 10 c Index mark *2 A2 D A1 L A Reference Symbol *3 e bp y Detail F D E A2 A1 A bp c HE e y L Rev.2.00 Jun 14, 2006 page 18 of 18 Dimension in Millimeters Min Nom Max 12.5 12.6 12.7 5.2 5.3 5.4 1.8 0.1 0.2 0 2.1 0.35 0.4 0.5 0.18 0.2 0.25 0° 8° 7.5 7.8 8.1 1.12 1.27 1.42 0.1 0.4 0.6 0.8 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0