HD74ALVC162835 18-bit Universal Bus Driver with 3-state Outputs REJ03D0055-0700Z (Previous ADE-205-201E (Z) ) Rev.7.00 Oct.02.2003 Description The HD74ALVC162835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when the latch enable (LE) is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If the LE is low, the A data is stored in the latch/flip flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state. To ensure the high impedance state during power up or power down, OE should be tied to VCC through a pullup register; the minimum value of the register is determined by the current sinking capability of the driver. All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot. Features • • • • • • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2” VCC = 2.3 V to 3.6 V Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±12 mA (@VCC = 3.0 V) All outputs have equivalent 26 Ω series resistors, so no external resistors are required Rev.7.00, Oct.02.2003, page 1 of 15 HD74ALVCH162835 Function Table Inputs Output Y OE LE H X X X Z L H X L L L H X H H L L ↑ L L L L ↑ H H L L L or H X Y0 *1 H: L: X: Z: ↑: Note: CLK A High level Low level Immaterial High impedance Low to high transition 1. Output level before the indicated steady-state input conditions were established. Rev.7.00, Oct.02.2003, page 2 of 15 HD74ALVCH162835 Pin Arrangement NC 1 56 GND NC 2 55 NC Y1 3 54 A1 53 GND GND 4 Y2 5 52 A2 Y3 6 51 A3 50 VCC VCC 7 Y4 8 49 A4 Y5 9 48 A5 Y6 10 47 A6 46 GND GND 11 Y7 12 45 A7 Y8 13 44 A8 Y9 14 43 A9 Y10 15 42 A10 Y11 16 41 A11 Y12 17 40 A12 GND 18 39 GND Y13 19 38 A13 Y14 20 37 A14 Y15 21 36 A15 VCC 22 35 VCC Y16 23 34 A16 Y17 24 33 A17 GND 25 32 GND Y18 26 31 A18 OE 27 30 CLK LE 28 29 GND (Top view) Rev.7.00, Oct.02.2003, page 3 of 15 HD74ALVCH162835 Absolute Maximum Ratings Item Symbol Ratings Unit Supply voltage range VCC –0.5 to 4.6 V Input voltage range *1 VI –0.5 to 4.6 V VO –0.5 to VCC+0.5 V Input clamp current IIK –50 mA VI < 0 Output clamp current IOK ±50 mA VO < 0 or VO > VCC Continuous output current IO ±50 mA VO = 0 to VCC VCC, GND current / pin ICC or IGND ±100 mA Maximum power dissipation at Ta = 55°C (in still air) *3 PT 1 W Storage temperature range Tstg –65 to 150 °C Output voltage range *1, 2 Conditions TSSOP Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating condition” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed. 2. The input and output positive-voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed. 3. The maximum power dissipation is calculated using a junction temperature of 150°C and board trace length of 750 mils. Recommended Operating Conditions Item Symbol Min Max Unit Supply voltage VCC 2.3 3.6 V Input voltage VI 0 VCC V Output voltage VO 0 VCC V High-level output current IOH — –6 mA — –8 VCC = 2.7 V — –12 VCC = 3.0 V — 6 — 8 VCC = 2.7 V — 12 VCC = 3.0 V Low-level output current IOL mA Input transition rise or fall rate ∆t/∆v 0 10 ns/V Operating free-air temperature Ta –40 85 °C Note: Unused or floating control pins must be held high or low. Rev.7.00, Oct.02.2003, page 4 of 15 Conditions VCC = 2.3 V VCC = 2.3 V HD74ALVCH162835 Logic Diagram OE CLK LE A1 27 30 28 54 1D C1 CLK To seventeen other channels Rev.7.00, Oct.02.2003, page 5 of 15 3 Y1 HD74ALVCH162835 Electrical Characteristics Ta = –40 to 85°C Item Symbol VCC (V) Min Max Unit Test Conditions Input voltage VIH 2.3 to 2.7 1.7 — V 2.7 to 3.6 2.0 — 2.3 to 2.7 — 0.7 2.7 to 3.6 — 0.8 2.3 to 3.6 VCC–0.2 — 2.3 1.9 — IOH = –4 mA, VIH = 1.7 V 2.3 1.7 — IOH = –6 mA, VIH = 1.7 V 3.0 2.4 — IOH = –6 mA, VIH = 2.0 V 2.7 2.0 — IOH = –8 mA, VIH = 2.0 V 3.0 2.0 — IOH = –12 mA, VIH = 2.0 V 2.3 to 3.6 — 0.2 2.3 — 0.4 IOL = 4 mA, VIL = 0.7 V 2.3 — 0.55 IOL = 6 mA, VIL = 0.7 V 3.0 — 0.55 IOL = 6 mA, VIL = 0.8 V 2.7 — 0.6 IOL = 8 mA, VIL = 0.8 V 3.0 — 0.8 IOL = 12 mA, VIL = 0.8 V VIL Output voltage VOH VOL V V V IOH = –100 µA IOL = 100 µA Input current IIN 3.6 — ±5.0 µA VIN = VCC or GND Off state output current IOZ 3.6 — ±10 µA VOUT = VCC or GND Quiescent supply current ICC 3.6 — 40 µA VIN = VCC or GND 3.0 to 3.6 — 750 µA One input at (VCC–0.6)V, other inputs at VCC or GND ∆ICC Rev.7.00, Oct.02.2003, page 6 of 15 HD74ALVCH162835 Switching Characteristics (Ta = –40 to 85°C) Item Symbol VCC (V) Min Typ Max Unit Maximum clock frequency fmax 2.5±0.2 150 — — MHz 2.7 150 — — 3.3±0.3 150 — — tPLH 2.5±0.2 1.0 — 5.0 tPHL 2.7 — — 5.0 3.3±0.3 1.0 — 4.2 Propagation delay time Output enable time Output disable time Input capacitance Output capacitance 2.5±0.2 1.3 — 5.9 2.7 — — 5.8 3.3±0.3 1.3 — 5.1 2.5±0.2 1.4 — 6.3 2.7 — — 6.1 3.3±0.3 1.4 — 5.4 tZH 2.5±0.2 1.4 — 6.3 tZL 2.7 — — 6.5 3.3±0.3 1.1 — 5.5 tHZ 2.5±0.2 1.0 — 4.7 tLZ 2.7 — — 4.9 3.3±0.3 1.3 — 4.5 3.3 3.0 4.5 7.0 3.3 3.0 6.0 9.0 3.3 3.0 7.0 9.0 CIN CO Rev.7.00, Oct.02.2003, page 7 of 15 From (Input) To (Output) A Y LE Y CLK Y ns OE Y ns OE Y pF Control inputs ns Data inputs pF Y ports HD74ALVCH162835 Switching Characteristics (cont.) (Ta = –40 to 85°C) Item Symbol VCC (V) Setup time tsu Hold time Pulse width th tw Min Typ Max Unit From (Input) 2.5±0.2 2.2 — — ns 2.7 2.1 — — 3.3±0.3 1.7 — — 2.5±0.2 1.9 — — 2.7 1.6 — — 3.3±0.3 1.5 — — 2.5±0.2 1.3 — — 2.7 1.1 — — 3.3±0.3 1.0 — — 2.5±0.2 0.6 — — 2.7 0.6 — — 3.3±0.3 0.7 — — 2.5±0.2 1.4 — — 2.7 1.7 — — 3.3±0.3 1.4 — — 2.5±0.2 3.3 — — 2.7 3.3 — — 3.3±0.3 3.3 — — 2.5±0.2 3.3 — — 2.7 3.3 — — 3.3±0.3 3.3 — — Rev.7.00, Oct.02.2003, page 8 of 15 Data before CLK↑ Data before LE↑ CLK “H” Data before LE↑ CLK “L” ns Data after CLK↑ Data after LE↑ CLK “H” or “L” ns LE “L” CLK “H” or “L” HD74ALVCH162835 Switching Characteristics (cont.) (Ta = 0 to 85°C) Item Symbol VCC (V) *1 Propagation CL=0pF delay time CL=50pF CL=0pF Typ Max Unit FROM (Input) TO (Output) tPLH, tPHL 3.3±0.165 0.9 — 2.0 ns A Y 3.3±0.165 1.0 — 4.5 3.3±0.165 1.4 — 2.9 CLK Y 3.3±0.165 1.9 — 4.5 *1 CL=50pF Output rise / fall time *1, 2 Min CL=50pF tSSO 3.3±0.165 1.9 — 4.8 CL=50pF tTLH, tTHL 3.3±0.165 1.0 — 2.5 *1 CLK, A volts/ ns Y Y Notes: 1. This parameter is characterized but not tested. 2. tSSO : Simultaneous switching output time. Operating Characteristics (Ta = 25 °C) Item Symbol VCC = 2.5±0.2 V VCC = 3.3±0.3 V Unit Test Conditions Typ Typ Power dissipation Outputs enable Cpd 22.0 24.5 capacitance 5.0 6.0 Outputs disable Rev.7.00, Oct.02.2003, page 9 of 15 pF CL = 0, f = 10 MHz HD74ALVCH162835 Test Circuit See under table 500 Ω S1 OPEN GND *1 CL 500 Ω Load Circuit for Outputs Symbol t PLH / t PHL t su / t h / t w t ZH/ t HZ t ZL / t LZ CL Note: 1. Vcc=2.5±0.2V Vcc=2.7V, 3.3±0.3V OPEN OPEN GND GND 2 × VCC 30 pF 6.0 V 50 pF CL includes probe and jig capacitance. Rev.7.00, Oct.02.2003, page 10 of 15 HD74ALVCH162835 Waveforms - 1 tf tr Input VIH 90 % Vref 90 % Vref 10 % 10 % GND t PHL t PLH VOH Output Vref Vref VOL Wave forms – 2 tr VIH 90 % Vref Timing Input 10 % tsu GND th VIH Data Input Vref Vref GND tw VIH Input Vref Vref GND Rev.7.00, Oct.02.2003, page 11 of 15 HD74ALVCH162835 Wave forms – 3 tr tf 90 % Vref Output Control VIH 90 % Vref 10 % t ZL 10 % GND t LZ ≈VOH1 Vref Waveform - A t ZH Waveform - B Vref1 VOL t HZ VOH Vref2 Vref ≈VOL1 TEST VIH Vref Vref1 Vref2 VOH1 VOL1 Notes: 1. 2. 3. 4. Vcc=2.5±0.2V Vcc=2.7V, 3.3±0.3V VCC 2.7 V 1/2 VCC 1.5 V VOL +0.15 V VOL +0.3 V VOH–0.15 V VOH–0.3 V VCC 3.0 V GND GND All input pulses are supplied by generators having the following characteristics : PRR ≤ 10 MHz, Zo = 50 Ω, tr ≤ 2.0 ns, tf ≤ 2.0 ns. (VCC = 2.5±0.2 V) PRR ≤ 10 MHz, Zo = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. (VCC = 2.7 V, 3.3±0.3 V) Waveform – A is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform – B is for an output with internal conditions such that the output is high except when disabled by the output control. The output are measured one at a time with one transition per measurement. Rev.7.00, Oct.02.2003, page 12 of 15 HD74ALVCH162835 IV Characteristics for Register Output (Measured value) Weak condition HIGH Vcc = 3.15 V, Ta = 85 ˚C VOH (V) 0.0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 2.5 3.0 3.5 -10 I OH (mA) -20 -30 -40 -50 -60 -70 -80 Strong condition HIGH Vcc = 3.45 V, Ta = 0 ˚C VOH (V) 0.0 0 0.5 I OH (mA) -20 -40 -60 -80 -100 Rev.7.00, Oct.02.2003, page 13 of 15 1.0 1.5 2.0 HD74ALVCH162835 Weak condition LOW Vcc = 3.15 V, Ta = 85 ˚C 80 70 I OL (mA) 60 50 40 30 20 10 0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 2.5 3.0 3.5 VOL (V) Strong condition LOW Vcc = 3.45 V, Ta = 0 ˚C 100 I OL (mA) 80 60 40 20 0 0.0 0.5 1.0 1.5 2.0 VOL (V) Rev.7.00, Oct.02.2003, page 14 of 15 HD74ALVCH162835 Package Dimensions As of January, 2003 14.0 14.2 Max 56 Unit: mm 6.10 29 1 *0.19 ± 0.05 0.50 28 0.08 M 1.0 8.10 ± 0.20 0.65 Max *Ni/Pd/Au plating Rev.7.00, Oct.02.2003, page 15 of 15 0.10 ± 0.05 0.10 *0.15 ± 0.05 1.20 Max 0˚ – 8˚ 0.50 ± 0.1 Package Code JEDEC JEITA Mass (reference value) TTP-56DAV — — 0.23 g Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2003. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon 1.0