INTERSIL ISL6236IRZA

ISL6236
®
Data Sheet
April 29, 2010
High-Efficiency, Quad-Output, Main Power
Supply Controllers for Notebook
Computers
The ISL6236 dual step-down, switch-mode power-supply
(SMPS) controller generates logic-supply voltages in
battery-powered systems. The ISL6236 include two
pulse-width modulation (PWM) controllers, 5V/3.3V and
1.5V/1.05V. The output of SMPS1 can also be adjusted from
0.7V to 5.5V. The SMPS2 output can be adjusted from 0V to
2.5V by setting REFIN2 voltage. An optional external charge
pump can be monitored through SECFB. This device features
a linear regulator providing 3.3V/5V, or adjustable from 0.7V to
4.5V output via LDOREFIN. The linear regulator provides up
to 100mA output current with automatic linear-regulator
bootstrapping to the BYP input. When in switchover, the LDO
output can source up to 200mA. The ISL6236 includes
on-board power-up sequencing, the power-good (POK)
outputs, digital soft-start, and internal soft-stop output
discharge that prevents negative voltages on shutdown.
A constant ON-time PWM control scheme operates without
sense resistors and provides 100ns response to load
transients while maintaining a relatively constant switching
frequency. The unique ultrasonic pulse-skipping mode
maintains the switching frequency above 25kHz, which
eliminates noise in audio applications. Other features include
pulse skipping, which maximizes efficiency in light-load
applications, and fixed-frequency PWM mode, which reduces
RF interference in sensitive applications.
Ordering Information
PART
NUMBER
(Note)
ISL6236IRZA
PART
MARKING
TEMP.
RANGE
(°C)
FN6373.6
Features
• Wide Input Voltage Range 5.5V to 25V
• Dual Fixed 1.05V/3.3V and 1.5V/5.0V Outputs or
Adjustable 0.7V to 5.5V (SMPS1) and 0V to 2.5V
(SMPS2), ±1.5% Accuracy
• Secondary Feedback Input (Maintains Charge Pump
Voltage)
• 1.7ms Digital Soft-Start and Independent Shutdown
• Fixed 3.3V/5.0V, or Adjustable Output 0.7V to 4.5V,
±1.5% (LDO): 200mA
• 3.3V Reference Voltage ±2.0%: 5mA
• 2.0V Reference Voltage ±1.0%: 50µA
• Constant ON-time Control with 100ns Load-Step
Response
• Frequency Selectable
• rDS(ON) Current Sensing
• Programmable Current Limit with Foldback Capability
• Selectable PWM, Skip or Ultrasonic Mode
• BOOT Voltage Monitor with Automatic Refresh
• Independent POK1 and POK2 Comparators
• Soft-Start with Pre-Biased Output and Soft-Stop
• Independent ENABLE
• High Efficiency - up to 97%
• Very High Light Load Efficiency (Skip Mode)
PACKAGE
(Pb-Free)
PKG.
DWG. #
ISL6236 IRZ -40 to +100 32 Ld 5x5 QFN L32.5x5B
ISL6236IRZA-T* ISL6236 IRZ -40 to +100 32 Ld 5x5 QFN L32.5x5B
(Tape and
Reel)
*Please refer to TB347 for details on reel specifications.
• 5mW Quiescent Power Dissipation
• Thermal Shutdown
• Extremely Low Component Count
• Pb-Free (RoHS Compliant)
Applications
• Notebook and Sub-Notebook Computers
NOTES:
1. These Intersil Pb-free plastic packaged products employ special
Pb-free material sets, molding compounds/die attach materials,
and 100% matte tin plate plus anneal (e3 termination finish, which
is RoHS compliant and compatible with both SnPb and Pb-free
soldering operations). Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the Pbfree requirements of IPC/JEDEC J STD-020.
• PDAs and Mobile Communication Devices
2. For Moisture Sensitivity Level (MSL), please see device
information page for ISL6236. For more information on
MSL please see techbrief TB363.
• Game Consoles
1
• 3-Cell and 4-Cell Li+ Battery-Powered Devices
• DDR1, DDR2 and DDR3 Power Supplies
• Graphic Cards
• Telecommunications
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006-2008, 2010. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL6236
Pinout
2
REFIN2
ILIM2
OUT2
SKIP
POK2
EN2
UGATE2
PHASE2
ISL6236
(32 LD 5x5 QFN)
TOP VIEW
32
31
30
29
28
27
26
25
22 PGND
EN LDO
4
21 GND
VREF3
5
20 SECFB
VIN
6
19 PVCC
LDO
7
18 LGATE1
LDOREFIN
8
17 BOOT1
9
10
11
12
13
14
15
16
PHASE1
3
UGATE1
VCC
EN1
23 LGATE2
POK1
2
ILIM1
TON
FB1
24 BOOT2
OUT1
1
BYP
REF
FN6373.6
April 29, 2010
ISL6236
Absolute Voltage Ratings
Thermal Information
VIN, EN LDO to GND. . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +27V
BOOT to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +33V
BOOT to PHASE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6V
VCC, EN, SKIP, TON, PVCC, POK to GND . . . . . . . . . -0.3V to +6V
LDO, FB1, REFIN2, LDOREFIN to GND . . . -0.3V to (VCC + 0.3V)
OUT, SECFB, VREF3, REF to GND . . . . . . . . -0.3V to (VCC + 0.3V
UGATE to PHASE . . . . . . . . . . . . . . . . . . . . -0.3V to (PVCC + 0.3V)
ILIM to GND . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VCC + 0.3V)
LGATE, BYP to GND . . . . . . . . . . . . . . . . . . -0.3V to (PVCC + 0.3V)
PGND to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V
LDO, REF, VREF3 Short Circuit to GND . . . . . . . . . . . . Continuous
VCC Short Circuit to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1s
LDO Current (Internal Regulator) Continuous . . . . . . . . . . . . 100mA
LDO Current (Switched Over to OUT1) Continuous . . . . . . +200mA
Thermal Resistance (Typical)
θJA (°C/W)
θJC (°CW)
32 Ld QFN (Notes 3, 4) . . . . . . . . . . . . 32
3.0
Operating Temperature Range . . . . . . . . . . . . . . . .-40°C to +100°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
3. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
4. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
No load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V,
VEN_LDO = 5V, TA = -40°C to +100°C, unless otherwise noted. Typical values are at TA = +25°C. Boldface
limits apply over the operating temperature range, -40°C to +85°C.
PARAMETER
CONDITIONS
MIN
(Note 6)
TYP
MAX
(Note 6)
UNITS
MAIN SMPS CONTROLLERS
VIN Input Voltage Range
LDO in regulation
5.5
25
V
VIN = LDO, VOUT1 <4.43V
4.5
5.5
V
3.3V Output Voltage in Fixed Mode
VIN = 5.5V to 25V, REFIN2 > (VCC - 1V), SKIP = 5V
3.285
3.330
3.375
V
1.05V Output Voltage in Fixed Mode
VIN = 5.5V to 25V, 3.0 < REFIN2 < (VCC - 1.1V),
SKIP = 5V
1.038
1.05
1.062
V
1.5V Output Voltage in Fixed Mode
VIN = 5.5V to 25V, FB1 = VCC, SKIP = 5V
1.482
1.500
1.518
V
5V Output Voltage in Fixed Mode
VIN = 5.5V to 25V, FB1 = GND, SKIP = 5V
4.975
5.050
5.125
V
0.700
0.707
V
2.50
V
2.080
V
FB1 in Output Adjustable Mode (Note 7)
VIN = 5.5V to 25V
0.693
REFIN2 in Output Adjustable Mode
VIN = 5.5V to 25V
0.7
SECFB Voltage
VIN = 5.5V to 25V
1.920
SMPS1 Output Voltage Adjust Range
SMPS1
0.70
5.50
V
SMPS2 Output Voltage Adjust Range
SMPS2
0.50
2.50
V
SMPS2 Output Voltage Accuracy
(Referred for REFIN2)
REFIN2 = 0.7V to 2.5V, SKIP = VCC
-1.0
1.0
%
DC Load Regulation
Either SMPS, SKIP = VCC, 0A to 5A
-0.1
%
Either SMPS, SKIP = REF, 0A to 5A
-1.7
%
Either SMPS, SKIP = GND, 0A to 5A
Line Regulation
Either SMPS, 6V < VIN < 24V
Current-Limit Current Source
Temperature = +25°C
ILIM Adjustment Range
4.75
2.00
-1.5
%
0.005
%/V
5
0.2
Current-Limit Threshold (Positive, Default)
3
ILIM = VCC, GND - PHASE
(No temperature compensation)
93
100
5.25
µA
2
V
107
mV
FN6373.6
April 29, 2010
ISL6236
Electrical Specifications
No load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V,
VEN_LDO = 5V, TA = -40°C to +100°C, unless otherwise noted. Typical values are at TA = +25°C. Boldface
limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
MIN
(Note 6)
TYP
MAX
(Note 6)
UNITS
VILIM = 0.5V
40
50
60
mV
VILIM = 1V
93
100
107
mV
VILIM = 2V
185
200
215
mV
CONDITIONS
Current-Limit Threshold
(Positive, Adjustable)
GND - PHASE
Zero-Current Threshold
SKIP = GND, REF, or OPEN, GND - PHASE
Current-Limit Threshold (Negative, Default) SKIP = VCC, GND - PHASE
3
mV
-120
mV
1.7
ms
Soft-Start Ramp Time
Zero to full limit
Operating Frequency
(VtON = GND), SKIP = VCC
SMPS 1
400
kHz
SMPS 2
500
kHz
(VtON = REF or OPEN),
SKIP = VCC
SMPS 1
400
kHz
SMPS 2
300
kHz
(VtON = VCC), SKIP = VCC
SMPS 1
200
kHz
SMPS 2
300
kHz
ON-Time Pulse Width
Minimum OFF-Time
VtON = GND (400kHz/500kHz)
VOUT1 = 5.00V
VOUT2 = 3.33V
0.475
0.555
0.635
µs
VtON = REF or OPEN
(400kHz/300kHz)
VOUT1 = 5.05V
0.895
1.052
1.209
µs
VOUT2 = 3.33V
0.833
0.925
1.017
µs
VtON = VCC (200kHz/300kHz)
VOUT1 = 5.05V
1.895
2.105
2.315
µs
VOUT2 = 3.33V
0.833
0.925
1.017
µs
TA = -40°C to +100°C
200
300
425
ns
TA = -40°C to +85°C
200
300
410
ns
VtON = GND
Maximum Duty Cycle
VtON = REF or OPEN
VtON = VCC
Ultrasonic SKIP Operating Frequency
0.895
1.052
1.209
µs
VOUT1 = 5.05V
88
%
VOUT2 = 3.33V
85
%
VOUT1 = 5.05V
88
%
VOUT2 = 3.33V
91
%
VOUT1 = 5.05V
94
%
VOUT2 = 3.33V
91
%
25
37
kHz
SKIP = REF or OPEN
INTERNAL REGULATOR AND REFERENCE
LDO Output Voltage
BYP = GND, 5.5V < VIN < 25V, LDOREFIN < 0.3V,
0 < ILDO < 100mA
4.925
5.000
5.075
V
LDO Output Voltage
BYP = GND, 5.5V < VIN < 25V, LDOREFIN > (VCC -1V),
0 < ILDO < 100mA
3.250
3.300
3.350
V
LDO Output in Adjustable Mode
VIN = 5.5V to 25V, VLDO = 2 x VLDOREFIN
4.5
V
LDO Output Accuracy in Adjustable Mode
VIN = 5.5V to 25V, VLDOREFIN = 0.35V to 0.5V
±2.5
%
VIN = 5.5V to 25V, VLDOREFIN = 0.5V to 2.25V
±1.5
%
2.25
V
100
mA
LDOREFIN Input Range
VLDO = 2 x VLDOREFIN
LDO Output Current
BYP = GND, VIN = 5.5V to 25V (Note 5)
0.7
0.35
LDO Output Current During Switchover
BYP = 5V, VIN = 5.5V to 25V, LDOREFIN < 0.3V
200
mA
LDO Output Current During Switchover
to 3.3V
BYP = 3.3V, VIN = 5.5V to 25V, LDOREFIN > (VCC - 1V)
100
mA
LDO Short-Circuit Current
LDO = GND, BYP = GND
400
mA
4
200
FN6373.6
April 29, 2010
ISL6236
Electrical Specifications
No load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V,
VEN_LDO = 5V, TA = -40°C to +100°C, unless otherwise noted. Typical values are at TA = +25°C. Boldface
limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
CONDITIONS
Undervoltage-Lockout Fault Threshold
MIN
(Note 6)
Rising edge of PVCC
Falling edge of PVCC
TYP
MAX
(Note 6)
UNITS
4.35
4.5
V
3.9
4.05
LDO 5V Bootstrap Switch Threshold to BYP Rising edge at BYP regulation point
LDOREFIN = GND
4.53
4.68
4.83
V
LDO 3.3V Bootstrap Switch Threshold to
BYP
Rising edge at BYP regulation point
LDOREFIN = VCC
3.0
3.1
3.2
V
LDO 5V Bootstrap Switch Equivalent
Resistance
LDO to BYP, BYP = 5V, LDOREFIN > (VCC -1V) (Note 5)
0.7
1.5
Ω
LDO 3.3V Bootstrap Switch Equivalent
Resistance
LDO to BYP, BYP = 3.3V, LDOREFIN < 0.3V (Note 5)
1.5
3.0
Ω
VREF3 Output Voltage
No external load, VCC > 4.5V
3.235
3.300
3.365
V
No external load, VCC < 4.0V
3.220
3.300
3.380
V
VREF3 Load Regulation
0 < ILOAD < 5mA
10
VREF3 Current Limit
VREF3 = GND
10
17
mA
REF Output Voltage
No external load
2.000
2.020
V
REF Load Regulation
0 < ILOAD < 50µA
REF Sink Current
REF in regulation
VIN Operating Supply Current
Both SMPSs on, FB1 = SKIP = GND, REFIN2 = VCC
VOUT1 = BYP = 5.3V, VOUT2 = 3.5V
25
50
µA
VIN Standby Supply Current
VIN = 5.5V to 25V, both SMPSs off, EN LDO = VCC
180
250
µA
VIN Shutdown Supply Current
VIN = 4.5V to 25V, EN1 = EN2 = EN LDO = 0V
20
30
µA
Quiescent Power Consumption
Both SMPSs on, FB1 = SKIP = GND, REFIN2 = VCC,
VOUT1 = BYP = 5.3V, VOUT2 = 3.5V
5
7
mW
1.980
mV
10
mV
10
µA
FAULT DETECTION
Overvoltage Trip Threshold
FB1 with respect to nominal regulation point
+8
+11
+14
%
REFIN2 with respect to nominal regulation point
+12
+16
+20
%
Overvoltage Fault Propagation Delay
FB1 or REFIN2 delay with 50mV overdrive
POK Threshold
FB1 or REFIN2 with respect to nominal output, falling
edge, typical hysteresis = 1%
POK Propagation Delay
Falling edge, 50mV overdrive
POK Output Low Voltage
ISINK = 4mA
POK Leakage Current
High state, forced to 5.5V
10
-12
-9
µs
-6
%
10
Thermal-Shutdown Threshold
µs
0.2
V
1
µA
+150
°C
Out-Of-Bound Threshold
FB1 or REFIN2 with respect to nominal output voltage
Output Undervoltage Shutdown Threshold
FB1 or REFIN2 with respect to nominal output voltage
65
70
5
75
%
%
Output Undervoltage Shutdown Blanking
Time
From EN signal
10
20
30
ms
0.3
V
INPUTS AND OUTPUTS
FB1 Input Voltage
Low level
High level
REFIN2 Input Voltage
5
VCC - 1.0
V
OUT2 Dynamic Range, VOUT2 = VREFIN2
0.5
2.50
V
Fixed OUT2 = 1.05V
3.0
VCC - 1.1
V
Fixed OUT2 = 3.3V
VCC - 1.0
V
FN6373.6
April 29, 2010
ISL6236
Electrical Specifications
No load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V,
VEN_LDO = 5V, TA = -40°C to +100°C, unless otherwise noted. Typical values are at TA = +25°C. Boldface
limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
CONDITIONS
LDOREFIN Input Voltage
MIN
(Note 6)
TYP
Fixed LDO = 5V
LDO Dynamic Range, VLDO = 2 x VLDOREFIN
Fixed LDO = 3.3V
SKIP Input Voltage
0.35
0.30
V
2.25
V
0.8
V
2.3
V
V
Float level (ULTRASONIC SKIP)
1.7
High level (PWM)
2.4
V
Low level
EN1, EN2 Input Voltage
UNITS
VCC - 1.0
Low level (SKIP)
TON Input Voltage
MAX
(Note 6)
Float level
1.7
High level
2.4
0.8
V
2.3
V
V
Clear fault level/SMPS off level
0.8
V
2.3
V
Delay start level
1.7
SMPS on level
2.4
EN LDO Input Voltage
Rising edge
1.2
1.6
2.0
Falling edge
0.94
1.00
Input Leakage Current
VtON = 0V or 5V
V
V
1.06
V
-1
+1
µA
-0.1
+0.1
µA
-1
+1
µA
VFB1 = VSECFB = 0V or 5V
-0.2
+0.2
µA
VREFIN = 0V or 2.5V
-0.2
+0.2
µA
VLDOREFIN = 0V or 2.75V
-0.2
+0.2
µA
0.8
V
500
nA
VEN = VEN LDO = 0V or 5V
VSKIP = 0V or 5V
INTERNAL BOOT DIODE
VD Forward Voltage
PVCC - VBOOT, IF = 10mA
IBOOT LEAKAGE Leakage Current
VBOOT = 30V, PHASE = 25V, PVCC = 5V
0.65
MOSFET DRIVERS
UGATE Gate-Driver Sink/Source Current
UGATE1, UGATE2 forced to 2V
2
A
LGATE Gate-Driver Source Current
LGATE1 (source), LGATE2 (source), forced to 2V
1.7
A
LGATE Gate-Driver Sink Current
LGATE1 (sink), LGATE2 (sink), forced to 2V
3.3
A
UGATE Gate-Driver ON-Resistance
BST - PHASE forced to 5V (Note 5)
1.5
4.0
Ω
LGATE Gate-Driver ON-Resistance
LGATE, high state (pull-up) (Note 5)
2.2
5.0
Ω
0.6
1.5
Ω
LGATE Rising
15
20
35
ns
UGATE Rising
20
30
50
ns
25
40
Ω
LGATE, low state (pull-down) (Note 5)
Dead Time
OUT1, OUT2 Discharge ON-Resistance
NOTES:
5. Limits established by characterization and are not production tested.
6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
7. Does not apply in PFM mode (see further details on page 26).
6
FN6373.6
April 29, 2010
ISL6236
Pin Descriptions
PIN
NUMBER
NAME
1
REF
2V Reference Output. Bypass to GND with a 0.1µF (min) capacitor. REF can source up to 50µA for external loads.
Loading REF degrades FB and output accuracy according to the REF load-regulation error.
2
TON
Frequency Select Input. Connect to GND for 400kHz/500kHz operation. Connect to REF (or leave OPEN) for
400kHz/300kHz operation. Connect to VCC for 200kHz/300kHz operation (5V/3.3V SMPS switching frequencies,
respectively.)
3
VCC
Analog Supply Voltage Input for PWM Core. Bypass to GND with a 1µF ceramic capacitor.
4
EN LDO
LDO Enable Input. The LDO is enabled if EN LDO is within logic high level and disabled if EN LDO is less than the logic
low level.
5
VREF3
3.3V Reference Output. VREF3 can source up to 5mA for external loads. Bypass to GND with a 0.01µF capacitor if
loaded. Leave open if there is no load.
6
VIN
Power-Supply Input. VIN is used for the constant-on-time PWM on-time one-shot circuits. VIN is also used to power the
linear regulators. The linear regulators are powered by SMPS1 if OUT1 is set greater than 4.78V and BYP is tied to
OUT1. Connect VIN to the battery input and bypass with a 1µF capacitor.
7
LDO
Linear-Regulator Output. LDO can provide a total of 100mA external loads. The LDO regulate at 5V If LDOREFIN is
connected to GND. When the LDO is set at 5V and BYP is within 5V switchover threshold, the internal regulator shuts
down and the LDO output pin connects to BYP through a 0.7Ω switch. The LDO regulate at 3.3V if LDOREFIN is
connected to VCC. When the LDO is set at 3.3V and BYP is within 3.3V switchover threshold, the internal regulator
shuts down and the LDO output pin connects to BYP through a 1.5Ω switch. Bypass LDO output with a minimum of
4.7µF ceramic.
8
FUNCTION
LDOREFIN LDO Reference Input. Connect LDOREFIN to GND for fixed 5V operation. Connect LDOREFIN to VCC for fixed 3.3V
operation. LDOREFIN can be used to program LDO output voltage from 0.7V to 4.5V. LDO output is two times the
voltage of LDOREFIN. There is no switchover in adjustable mode.
9
BYP
BYP is the switchover source voltage for the LDO when LDOREFIN connected to GND or VCC. Connect BYP to 5V if
LDOREFIN is tied to GND. Connect BYP to 3.3V if LDOREFIN is tied to VCC.
10
OUT1
SMPS1 Output Voltage-Sense Input. Connect to the SMPS1 output. OUT1 is an input to the Constant on-time-PWM
on-time one-shot circuit. It also serves as the SMPS1 feedback input in fixed-voltage mode.
11
FB1
SMPS1 Feedback Input. Connect FB1 to GND for fixed 5V operation. Connect FB1 to VCC for fixed 1.5V operation
Connect FB1 to a resistive voltage-divider from OUT1 to GND to adjust the output from 0.7V to 5.5V.
12
ILIM1
SMPS1 Current-Limit Adjustment. The GND-PHASE1 current-limit threshold is 1/10th the voltage seen at ILIM1 over a
0.2V to 2V range. There is an internal 5µA current source from VCC to ILIM1. Connect ILIM1 to REF for a fixed 200mV
threshold. The logic current limit threshold is default to 100mV value if ILIM1 is higher than VCC - 1V.
13
POK1
SMPS1 Power-Good Open-Drain Output. POK1 is low when the SMPS1 output voltage is more than 10% below the
normal regulation point or during soft-start. POK1 is high impedance when the output is in regulation and the soft-start
circuit has terminated. POK1 is low in shutdown.
14
EN1
SMPS1 Enable Input. The SMPS1 is enabled if EN1 is greater than the logic high level and disabled if EN1 is less than
the logic low level. If EN1 is connected to REF, the SMPS1 starts after the SMPS2 reaches regulation (delay start). Drive
EN1 below 0.8V to clear fault level and reset the fault latches.
15
UGATE1
High-Side MOSFET Floating Gate-Driver Output for SMPS1. UGATE1 swings between PHASE1 and BOOT1.
16
PHASE1
Inductor Connection for SMPS1. PHASE1 is the internal lower supply rail for the UGATE1 high-side gate driver.
PHASE1 is the current-sense input for the SMPS1.
17
BOOT1
Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor according to the typical application
circuits (Figures 66, 67 and 68). See “MOSFET Gate Drivers (UGATE, LGATE)” on page 27.
18
LGATE1
SMPS1 Synchronous-Rectifier Gate-Drive Output. LGATE1 swings between GND and PVCC.
19
PVCC
PVCC is the supply voltage for the low-side MOSFET driver LGATE. Connect a 5V power source to the PVCC pin and
bypass with a 1µF MLCC ceramic capacitor. Refer to Figure 69 - A switch connects PVCC to VCC with 10Ω when in
normal operation and is disconnected when in shutdown mode. An external 10Ω resistor from PVCC to VCC is
prohibited as it will create a leakage path from VIN to GND in shutdown mode.
20
SECFB
The SECFB is used to monitor the optional external 14V charge pump. Connect a resistive voltage-divider from 14V
charge pump output to GND to detect the output. If SECFB drops below the threshold voltage, LGATE1 turns on for
300ns. This will refresh the external charge pump driven by LGATE1 without over-discharging the output voltage.
7
FN6373.6
April 29, 2010
ISL6236
Pin Descriptions (Continued)
PIN
NUMBER
NAME
21
GND
22
PGND
23
LGATE2
SMPS2 Synchronous-Rectifier Gate-Drive Output. LGATE2 swings between GND and PVCC.
24
BOOT2
Boost Flying Capacitor Connection for SMPS2. Connect to an external capacitor according to the typical application
circuits (Figures 66, 67 and 68). See “MOSFET Gate Drivers (UGATE, LGATE)” on page 27.
25
PHASE2
Inductor Connection for SMPS2. PHASE2 is the internal lower supply rail for the UGATE2 high-side gate driver.
PHASE2 is the current-sense input for the SMPS2.
26
UGATE2
High-Side MOSFET Floating Gate-Driver Output for SMPS2. UGATE1 swings between PHASE2 and BOOT2.
27
EN2
SMPS2 Enable Input. The SMPS2 is enabled if EN2 is greater than the logic high level and disabled if EN2 is less than
the logic low level. If EN2 is connected to REF, the SMPS2 starts after the SMPS1 reaches regulation (delay start). Drive
EN2 below 0.8V to clear fault level and reset the fault latches.
28
POK2
SMP2 Power-Good Open-Drain Output. POK2 is low when the SMPS2 output voltage is more than 10% below the
normal regulation point or during soft-start. POK2 is high impedance when the output is in regulation and the soft-start
circuit has terminated. POK2 is low in shutdown.
29
SKIP
Low-Noise Mode Control. Connect SKIP to GND for normal Idle-Mode (pulse-skipping) operation or to VCC for PWM
mode (fixed frequency). Connect to REF or leave floating for ultrasonic skip mode operation.
30
OUT2
SMPS2 Output Voltage-Sense Input. Connect to the SMPS2 output. OUT2 is an input to the Constant on-time-PWM
on-time one-shot circuit. It also serves as the SMPS2 feedback input in fixed-voltage mode.
31
ILIM2
SMPS2 Current-Limit Adjustment. The GND-PHASE1 current-limit threshold is 1/10th the voltage seen at ILIM2 over a
0.2V to 2V range. There is an internal 5µA current source from VCC to ILIM2. Connect ILIM2 to REF for a fixed 200mV.
The logic current limit threshold is default to 100mV value if ILIM2 is higher than VCC - 1V.
32
REFIN2
Output voltage control for SMPS2. Connect REFIN2 to VCC for fixed 3.3V. Connect REFIN2 to VREF3 for fixed 1.05V.
REFIN2 can be used to program SMPS2 output voltage from 0.5V to 2.50V. SMPS2 output voltage is 0V if
REFIN2 <0.5V.
FUNCTION
Analog Ground for both SMPS and LDO. Connect externally to the underside of the exposed pad.
Power Ground for SMPS controller. Connect PGND externally to the underside of the exposed pad.
Typical Performance Curves
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
100
100
90
90
80
80
70
70
EFFICIENCY (%)
EFFICIENCY (%)
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C.
60
50
40
30
60
50
40
30
20
20
10
10
0
0.001
0.010
0.100
OUTPUT LOAD (A)
1.000
10.000
FIGURE 1. VOUT2 = 1.05V EFFICIENCY vs LOAD (300kHz)
8
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
0
0.001
0.010
0.100
1.000
10.000
OUTPUT LOAD (A)
FIGURE 2. VOUT1 = 1.5V EFFICIENCY vs LOAD (200kHz)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
90
80
80
70
70
60
50
40
30
40
30
20
10
0.100
OUTPUT LOAD (A)
1.000
0
0.001
10.000
1.070
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
0.010
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
1.540
10.000
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
1.535
OUTPUT VOLTAGE (V)
1.066
1.064
1.062
1.060
1.058
1.056
1.054
1.530
1.525
1.520
1.515
1.510
1.505
1.052
1.050
0.001
0.010
0.100
1.000
1.500
0.001
10.000
0.010
FIGURE 5. VOUT2 = 1.05V REGULATION vs LOAD (300kHz)
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
1.000
10.000
FIGURE 6. VOUT1 = 1.5V REGULATION vs LOAD (200kHz)
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
5.16
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
5.14
OUTPUT VOLTAGE (V)
3.37
3.36
3.35
3.34
3.33
3.32
3.31
0.001
0.100
OUTPUT LOAD (A)
OUTPUT LOAD (A)
OUTPUT VOLTAGE (V)
1.000
FIGURE 4. VOUT1 = 5V EFFICIENCY vs LOAD (400kHz)
1.068
3.38
0.100
OUTPUT LOAD (A)
FIGURE 3. VOUT2 = 3.3V EFFICIENCY vs LOAD (500kHz)
OUTPUT VOLTAGE (V)
50
10
0.010
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
60
20
0
0.001
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
100
90
EFFICIENCY (%)
EFFICIENCY (%)
100
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
5.12
5.10
5.08
5.06
5.04
5.02
0.010
0.100
OUTPUT LOAD (A)
1.000
10.000
FIGURE 7. VOUT2 = 3.3V REGULATION vs LOAD (500kHz)
9
5.00
0.001
0.010
0.100
OUTPUT LOAD (A)
1.000
10.000
FIGURE 8. VOUT1 = 5V REGULATION vs LOAD (400kHz)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
POWER DISSIPATION (W)
POWER DISSIPATION (W)
2.5
2.0
1.5
1.0
0.5
0.0
0.001
0.010
0.100
1.000
2.0
1.5
1.0
0.5
0.0
0.001
10.000
0.010
OUTPUT LOAD (A)
FIGURE 9. VOUT2 = 1.05V POWER DISSIPATION vs LOAD
(300kHz)
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0.001
0.010
0.100
OUTPUT LOAD (A)
1.000
1.5
1.0
0.5
0.010
1.058
1.056
MID LOAD PWM
1.054
MAX LOAD PWM
1.050
7
9
11
13
15
17
19
21
23
25
INPUT VOLTAGE (V)
FIGURE 13. VOUT2 = 1.05V OUTPUT VOLTAGE REGULATION
vs VIN (PWM MODE)
10
1.000
10.000
1.064
NO LOAD PWM
1.062
1.060
1.058
1.056
1.054
MID LOAD PWM
1.052
MAX LOAD PWM
1.050
5
0.100
OUTPUT LOAD (A)
1.066
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
2.0
1.068
NO LOAD PWM
1.060
1.048
2.5
FIGURE 12. VOUT1 = 5V POWER DISSIPATION vs LOAD
(400kHz)
1.064
1.052
10.000
3.0
0.0
0.001
10.000
FIGURE 11. VOUT2 = 3.3V POWER DISSIPATION vs LOAD
(500kHz)
1.062
1.000
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
3.5
POWER DISSIPATION (W)
POWER DISSIPATION (W)
3.5
0.100
OUTPUT LOAD (A)
FIGURE 10. VOUT1 = 1.5V POWER DISSIPATION vs LOAD
(200kHz)
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
12VIN ULTRA SKIP MODE
25VIN SKIP MODE
25VIN PWM MODE
25VIN ULTRA SKIP MODE
7VIN SKIP MODE
7VIN PWM MODE
7VIN ULTRA SKIP MODE
12VIN SKIP MODE
12VIN PWM MODE
2.5
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
1.048
5
7
9
11
13
15
17
19
21
23
25
INPUT VOLTAGE (V)
FIGURE 14. VOUT2 = 1.05V OUTPUT VOLTAGE REGULATION
vs VIN (SKIP MODE)
FN6373.6
April 29, 2010
ISL6236
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
1.518
1.530
1.516
1.525
NO LOAD PWM
1.514
1.512
MID LOAD PWM
1.510
MAX LOAD PWM
1.508
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
Typical Performance Curves
1.506
1.504
5
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
MAX LOAD PWM
1.505
5
7
9
11 13
15
17
19
INPUT VOLTAGE (V)
21
23
25
3.38
3.37
3.335
NO LOAD PWM
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
1.510
FIGURE 16. VOUT1 = 1.5V OUTPUT VOLTAGE REGULATION
vs VIN (SKIP MODE)
3.340
3.330
3.325
3.320
MID LOAD PWM
3.315
3.310
MID LOAD PWM
1.515
1.500
25
FIGURE 15. VOUT1 = 1.5V OUTPUT VOLTAGE REGULATION
vs VIN (PWM MODE)
NO LOAD PWM
1.520
9
11
NO LOAD PWM
3.35
MAX LOAD PWM
3.34
3.33
3.32
MID LOAD PWM
3.31
MAX LOAD PWM
7
3.36
13
15
17
19
21
23
3.30
25
7
9
11
INPUT VOLTAGE (V)
13
15
17
19
21
23
25
INPUT VOLTAGE (V)
FIGURE 17. VOUT2 = 3.3V OUTPUT VOLTAGE REGULATION
vs VIN (PWM MODE)
FIGURE 18. VOUT2 = 3.3V OUTPUT VOLTAGE REGULATION
vs VIN (SKIP MODE)
5.065
5.14
5.060
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
NO LOAD PWM
MAX LOAD PWM
5.055
MID LOAD PWM
5.050
5.045
5.040
5.12
5.10
NO LOAD PWM
5.08
MID LOAD PWM
5.06
5.04
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
25
FIGURE 19. VOUT1 = 5V OUTPUT VOLTAGE REGULATION vs
VIN (PWM MODE)
11
5.02
MAX LOAD PWM
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
25
FIGURE 20. VOUT1 = 5V OUTPUT VOLTAGE REGULATION vs
VIN (SKIP MODE)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
50
300
45
40
35
200
RIPPLE (mV)
FREQUENCY (kHz)
250
PWM
150
100
ULTRA-SKIP
30
15
0.010
0.100
OUTPUT LOAD (A)
SKIP
5
SKIP
0
0.001
1.000
0
0.001
10.000
FIGURE 21. VOUT2 = 1.05V FREQUENCY vs LOAD
0.010
0.100
OUTPUT LOAD (A)
10.000
50
45
PWM
200
40
PWM
RIPPLE (mV)
35
150
100
ULTRA-SKIP
50
30
25
SKIP
20 ULTRA-SKIP
15
10
SKIP
0
1.000
FIGURE 22. VOUT2 = 1.05V RIPPLE vs LOAD
250
FREQUENCY (kHz)
ULTRA-SKIP
20
10
50
0.001
5
0.010
0.100
OUTPUT LOAD (A)
1.000
0
0.001
10.000
FIGURE 23. VOUT1 = 1.5V FREQUENCY vs LOAD
0.100
OUTPUT LOAD (A)
1.000
10.000
14
PWM
PWM
12
500
10
RIPPLE (mV)
400
300
200
100
0.010
FIGURE 24. VOUT1 = 1.5V RIPPLE vs LOAD
600
FREQUENCY (kHz)
PWM
25
ULTRA-SKIP
ULTRA-SKIP
SKIP
6
4
2
SKIP
0
0.001
8
0.010
0.100
OUTPUT LOAD (A)
1.000
FIGURE 25. VOUT2 = 3.3V FREQUENCY vs LOAD
12
10.000
0
0.001
0.010
0.100
OUTPUT LOAD (A)
1.000
10.000
FIGURE 26. VOUT2 = 3.3V RIPPLE vs LOAD
FN6373.6
April 29, 2010
ISL6236
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
450
40
400
35
350
250
200
150
ULTRA-SKIP
25
20
SKIP
15
10
ULTRA-SKIP
100
PWM
30
PWM
300
RIPPLE (mV)
FREQUENCY (kHz)
Typical Performance Curves
50
5
SKIP
0
0.001
1.000
0
0.001
10.000
0.010
OUTPUT LOAD (A)
FIGURE 27. VOUT1 = 5V FREQUENCY vs LOAD
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
3.30
BYP = 0V
5.00
4.98
4.96
4.94
4.92
4.90
BYP = 5V
4.88
3.25
BYP = 0V
3.20
3.15
BYP = 3.3V
3.10
3.05
4.86
0
50
100
OUTPUT LOAD (mA)
150
3.00
200
0
FIGURE 29. LDO OUTPUT 5V vs LOAD
50
100
OUTPUT LOAD (mA)
150
200
FIGURE 30. LDO OUTPUT 3.3V vs LOAD
3.5
15.5
3.0
15.0
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V)
10.000
3.35
5.02
2.5
2.0
1.5
1.0
0.5
0
1.000
FIGURE 28. VOUT1 = 5V RIPPLE vs LOAD
5.04
4.84
0.100
OUTPUT LOAD (A)
0
2
6
4
OUTPUT LOAD (mA)
FIGURE 31. VREF3 vs LOAD
13
8
10
14.5
14.0
13.5
13.0
12.5
0
2
4
5
10
8
OUTPUT LOAD (mA)
FIGURE 32. CHARGE PUMP vs LOAD (PWM)
FN6373.6
April 29, 2010
ISL6236
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
50
1400
45
1200
INPUT CURRENT (µA)
INPUT CURRENT (mA)
Typical Performance Curves
40
35
30
25
20
800
600
400
200
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
0.0
25
FIGURE 33. PWM NO LOAD INPUT CURRENT vs VIN
(EN = EN2 = EN LDO = VCC)
7
177.5
26.5
177.0
26.0
176.5
25.5
176.0
175.5
175.0
174.5
174.0
173.5
173.0
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
25
FIGURE 34. SKIP NO LOAD INPUT CURRENT vs VIN
(EN1 = EN2 = EN LDO = VCC)
INPUT CURRENT (µA)
INPUT CURRENT (µA)
1000
25.0
24.5
24.0
23.5
23.0
22.5
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
FIGURE 35. STANDBY INPUT CURRENT vs VIN
(EN = EN2 = 0, EN LDO = VCC)
VREF3 500mV/DIV
25
22.0
7
9
11
13
15
17
19
INPUT VOLTAGE (V)
21
23
25
FIGURE 36. SHUTDOWN INPUT CURRENT vs VIN
(EN = EN2 = EN LDO = 0)
EN1 5V/DIV
VOUT1 2V/DIV
LDO 1V/DIV
CP 5V/DIV
REF 1V/DIV
IL1 2A/DIV
POK1 2V/DIV
FIGURE 37. REF, VREF3, LDO = 5V, CP, NO LOAD
14
FIGURE 38. START-UP VOUT1 = 5V (NO LOAD, SKIP MODE)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
EN1 5V/DIV
EN1 5V/DIV
VOUT1 2V/DIV
VOUT1 2V/DIV
IL1 5A/DIV
IL1 2A/DIV
POK1 2V/DIV
POK1 2V/DIV
FIGURE 39. START-UP VOUT1 = 5V (NO LOAD, PWM MODE)
FIGURE 40. START-UP VOUT1 = 5V (FULL LOAD, PWM MODE)
EN2 5V/DIV
EN2 5V/DIV
VOUT2 2V/DIV
VOUT2 2V/DIV
IL2 2A/DIV
IL2 2A/DIV
POK2 2V/DIV
FIGURE 41. START-UP VOUT2 = 3.3V (NO LOAD, SKIP MODE)
POK2 2V/DIV
FIGURE 42. START-UP VOUT1 = 3.3V (NO LOAD, PWM MODE)
EN2 5V/DIV
EN2 5V/DIV
VOUT2 2V/DIV
VOUT2 2V/DIV
VOUT1 2V/DIV
IL2 5A/DIV
POK2 5V/DIV
POK2 2V/DIV
POK1 5V/DIV
FIGURE 43. START-UP VOUT1 = 3.3V (FULL LOAD,
PWM MODE)
15
FIGURE 44. DELAYED START-UP (VOUT1 = 5V, VOUT2 = 3.3V,
EN1 = REF)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
EN1 5V/DIV
EN1 5V/DIV
VOUT2 2V/DIV
VOUT1 2V/DIV
POK1 5V/DIV
VOUT2 2V/DIV
VOUT1 2V/DIV
POK1 OR POK2 5V/DIV
POK2 5V/DIV
FIGURE 45. DELAYED START-UP (VOUT1 = 5V, VOUT2 = 3.3V,
EN2 = REF)
LGATE1 5V/DIV
FIGURE 46. SHUTDOWN (VOUT1 = 5V, VOUT2 = 3.3V,
EN2 = REF)
LGATE1 5V/DIV
VOUT1 RIPPLE 50mV/DIV
VOUT1 RIPPLE 100mV/DIV
IL1 5A/DIV
IL1 5A/DIV
VOUT2 RIPPLE 50mV/DIV
VOUT2 RIPPLE 50mV/DIV
FIGURE 47. LOAD TRANSIENT VOUT1 = 5V
LGATE1 5V/DIV
FIGURE 48. LOAD TRANSIENT VOUT1 = 5V (SKIP)
LGATE2 5V/DIV
VOUT1 RIPPLE 20mV/DIV
IL2 5A/DIV
VOUT1 RIPPLE 20mV/DIV
VOUT2 RIPPLE 50mV/DIV
IL2 5A/DIV
VOUT2 RIPPLE 50mV/DIV
FIGURE 49. LOAD TRANSIENT VOUT1 = 3.3V (PWM)
16
FIGURE 50. LOAD TRANSIENT VOUT1 = 3.3V (SKIP)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
VOUT RIPPLE 20mV/DIV
VOUT RIPPLE 20mV/DIV
LDO 1V/DIV
VOUT2 0.5V/DIV
REFIN2 0.5V/DIV
LDOREFIN 0.5V/DIV
LDO RIPPLE 50mV/DIV
VOUT2 RIPPLE 50mV/DIV
FIGURE 51. VOUT2 TRACKING TO REFIN2
FIGURE 52. LDO TRACKING TO LDOREFIN
EN1 5V/DIV
EN1 5V/DIV
VOUT1 0.5V/DIV
VOUT1 0.5V/DIV
IL1 2A/DIV
IL1 2A/DIV
POK1 2V/DIV
POK1 2V/DIV
FIGURE 53. START-UP VOUT1 = 1.5V (NO LOAD, SKIP MODE)
EN1 5V/DIV
VOUT1 0.5V/DIV
FIGURE 54. START-UP VOUT1 = 1.5V (NO LOAD, PWM MODE)
EN2 5V/DIV
VOUT2 0.5V/DIV
IL1 5A/DIV
IL2 2A/DIV
POK2 2V/DIV
POK1 2V/DIV
FIGURE 55. START-UP VOUT1 = 1.5V (FULL LOAD,
PWM MODE)
17
FIGURE 56. START-UP VOUT2 = 1.05V (NO LOAD,
SKIP MODE)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
EN2 5V/DIV
EN2 5V/DIV
VOUT2 0.5V/DIV
VOUT2 0.5V/DIV
IL2 2A/DIV
IL2 2A/DIV
POK2 2V/DIV
POK2 2V/DIV
FIGURE 57. START-UP VOUT1 = 1.05V (NO LOAD,
PWM MODE)
FIGURE 58. START-UP VOUT1 = 1.05V (FULL LOAD,
PWM MODE)
VOUT1 2V/DIV
EN2 5V/DIV
EN1 500mV/DIV
VOUT2 0.5V/DIV
VOUT2 500mV/DIV
VOUT1 2V/DIV
POK2 5V/DIV
POK1 5V/DIV
POK1 5V/DIV
POK2 5V/DIV
FIGURE 59. DELAYED START-UP (VOUT1 = 1.5V,
VOUT2 = 1.05V, EN1 = REF)
FIGURE 60. DELAYED START-UP (VOUT1 = 1.5V,
VOUT2 = 1.05V, EN2 = REF)
LGATE1 5V/DIV
EN1 5V/DIV
VOUT1 RIPPLE 50mV/DIV
VOUT2 2V/DIV
VOUT1 2V/DIV
IL1 5A/DIV
POK1 OR POK2 5V/DIV
FIGURE 61. SHUTDOWN (VOUT1 = 1.5V, VOUT2 = 1.05V,
EN2 = REF)
18
VOUT2 RIPPLE 20mV/DIV
FIGURE 62. LOAD TRANSIENT VOUT1 = 1.5V (PWM)
FN6373.6
April 29, 2010
ISL6236
Typical Performance Curves
Circuit of Figures 66, 67 and 68, no load on LDO, OUT1, OUT2, VREF3, and REF, VIN = 12V,
EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, VEN LDO = 5V, TA = -40°C to +100°C, unless
otherwise noted. Typical values are at TA = +25°C. (Continued)
LGATE1 5V/DIV
LGATE2 5V/DIV
VOUT1 RIPPLE 20mV/DIV
VOUT1 RIPPLE 50mV/DIV
IL1 5A/DIV
IL1 5A/DIV
VOUT2 RIPPLE 20mV/DIV
VOUT2 RIPPLE 20mV/DIV
FIGURE 63. LOAD TRANSIENT VOUT1 = 1.5V (SKIP)
FIGURE 64. LOAD TRANSIENT VOUT1 = 1.05V (PWM)
LGATE2 5V/DIV
VOUT1 RIPPLE 20mV/DIV
IL2 5A/DIV
VOUT2 RIPPLE 20mV/DIV
FIGURE 65. LOAD TRANSIENT VOUT1 = 1.05V (SKIP)
Typical Application Circuits
The typical application circuits (Figures 66, 67 and 68)
generate the 5V/7A, 3.3V/11A, 1.25V/5A, dynamic voltage/10A,
1.5V/5A, 1.05V/5A and external 14V charge pump main
supplies in a notebook computer. The ISL6236 is also equipped
with a secondary feedback, SECFB, used to monitor the output
of the 14V charge pump. In an event when the 14V drops
below its threshold voltage, SECFB comparator will turn on
LGATE1 for 300ns. This will refresh an external 14V charge
pump without overcharging the output voltage. The input supply
range is 5.5V to 25V.
Detailed Description
The ISL6236 dual-buck, BiCMOS, switch-mode
power-supply controller generates logic supply voltages for
notebook computers. The ISL6236 is designed primarily for
battery-powered applications where high efficiency and
low-quiescent supply current are critical. The ISL6236
19
provides a pin-selectable switching frequency, allowing
operation for 200kHz/300kHz, 400kHz/300kHz, or
400kHz/500kHz on the SMPSs.
Light-load efficiency is enhanced by automatic Idle-Mode
operation, a variable-frequency pulse-skipping mode that
reduces transition and gate-charge losses. Each step-down,
power-switching circuit consists of 2 N-channel MOSFETs, a
rectifier, and an LC output filter. The output voltage is the
average AC voltage at the switching node, which is
regulated by changing the duty cycle of the MOSFET
switches. The gate-drive signal to the N-channel high-side
MOSFET must exceed the battery voltage, and is provided
by a flying-capacitor boost circuit that uses a 100nF
capacitor connected to BOOT.
Both SMPS1 and SMPS2 PWM controllers consist of a
triple-mode feedback network and multiplexer, a multi-input
PWM comparator, high-side and low-side gate drivers and
FN6373.6
April 29, 2010
ISL6236
logic. In addition, SMPS2 can also use REFIN2 to track its
output from 0.5V to 2.50V. The ISL6236 contains
fault-protection circuits that monitor the main PWM outputs for
undervoltage and overvoltage conditions. A power-on
sequence block controls the power-up timing of the main
PWMs and monitors the outputs for undervoltage faults. The
ISL6236 includes an adjustable low drop-out linear regulator.
The bias generator blocks include the linear regulator, 3.3V
precision reference, 2V precision reference and automatic
bootstrap switchover circuit.
The synchronous-switch gate drivers are directly powered
from PVCC, while the high-side switch gate drivers are
indirectly powered from PVCC through an external capacitor
and an internal Schottky diode boost circuit.
An automatic bootstrap circuit turns off the LDO linear
regulator and powers the device from BYP if LDOREFIN is
set to GND or VCC. See Table 1.
TABLE 1. LDO OUTPUT VOLTAGE TABLE
LDO VOLTAGE
CONDITIONS
COMMENT
VOLTAGE at BYP
LDOREFIN < 0.3V,
BYP > 4.63V
Internal LDO is
disabled.
VOLTAGE at BYP
LDOREFIN > VCC - 1V,
BYP > 3V
Internal LDO is
disabled.
5V
LDOREFIN < 0.3V,
BYP < 4.63V
Internal LDO is
active.
3.3V
LDOREFIN > VCC - 1V,
BYP < 3V
Internal LDO is
active.
2 x LDOREFIN
0.35V < LDOREFIN < 2.25V
Internal LDO is
active.
ON-time in response to battery and output voltage. The
high-side switch ON-time is inversely proportional to the
battery voltage as measured by the VIN input and
proportional to the output voltage. This algorithm results in a
nearly constant switching frequency despite the lack of a
fixed-frequency clock generator. The benefit of a constant
switching frequency is that the frequency can be selected to
avoid noise-sensitive frequency regions:
K ( V OUT + I LOAD ⋅ r DS ( ON ) ( LOWERQ ) )
t ON = ---------------------------------------------------------------------------------------------------------V IN
(EQ. 1)
See Table 2 for approximate K- factors. Switching frequency
increases as a function of load current due to the increasing
drop across the synchronous rectifier, which causes a faster
inductor-current discharge ramp. ON-times translate only
roughly to switching frequencies. The ON-times established
in the “Electrical Specifications” table starting on page 3 are
influenced by switching delays in the external high-side
power MOSFET. Also, the dead-time effect increases the
effective ON-time, reducing the switching frequency. It
occurs only in PWM mode (SKIP = VCC) and during
dynamic output voltage transitions when the inductor current
reverses at light or negative load currents. With reversed
inductor current, the inductor's EMF causes PHASE to go
high earlier than normal, extending the ON-time by a period
equal to the UGATE-rising dead time.
TABLE 2. APPROXIMATE K-FACTOR ERRORS
SMPS
APPROXIMATE
SWITCHING
K-FACTOR
FREQUENCY K-FACTOR
ERROR (%)
(kHz)
(µs)
(tON = GND, REF,
or OPEN), VOUT1
400
2.5
±10
FREE-RUNNING, CONSTANT ON-TIME PWM
CONTROLLER WITH INPUT FEED-FORWARD
(tON = GND),
VOUT2
500
2.0
±10
The constant on-time PWM control architecture is a
pseudo-fixed-frequency, constant ON-time, current-mode
type with voltage feed-forward. The constant ON-time PWM
control architecture relies on the output ripple voltage to
provide the PWM ramp signal; thus the output filter
capacitor's ESR acts as a current-feedback resistor. The
high-side switch ON-time is determined by a one-shot whose
period is inversely proportional to input voltage and directly
proportional to output voltage. Another one-shot sets a
minimum OFF-time (300ns typ). The ON-time one-shot
triggers when the following conditions are met: the
error comparator's output is high, the synchronous rectifier
current is below the current-limit threshold, and the minimum
off time one-shot has timed out. The controller utilize the
valley point of the output ripple to regulate and determine the
OFF-time.
(tON = VCC),
VOUT1
200
5.0
±10
(tON = VCC, REF,
or OPEN), VOUT2
300
3.3
±10
ON-TIME ONE-SHOT (tON)
Each PWM core includes a one-shot that sets the high-side
switch ON-time for each controller. Each fast, low-jitter,
adjustable one-shot includes circuitry that varies the
20
For loads above the critical conduction point, the actual
switching frequency is:
V OUT + V DROP1
f = ------------------------------------------------------t ON ( V IN + V DROP2 )
(EQ. 2)
where:
• VDROP1 is the sum of the parasitic voltage drops in the
inductor discharge path, including synchronous rectifier,
inductor, and PC board resistances
• VDROP2 is the sum of the parasitic voltage drops in the
charging path, including high-side switch, inductor, and PC
board resistances
• tON is the ON-time calculated by the ISL6236
FN6373.6
April 29, 2010
ISL6236
VIN: 5.5V TO 25V
5V
C5
1µF
C8
1µF
PVCC
VCC
VIN
C10
10µF
NC
LDO
GND
LDOREFIN
BOOT1
C1
10
10µF
BOOT2
Q3a
SI4816BDY
OUT1 – PCI-e
L1: 3.3µH
1.25V/5A
C9
0.1µF
Q3b
C11
330µF
9mΩ
6.3V
UGATE1
UGATE2
PHASE1
PHASE2
LGATE1
LGATE2
OUT1
PGND
EN1
OUT2
VCC
R1
7.87kΩ
5V
BYP
FB1 TIED TO GND = 5V
FB1 TIED TO VCC = 1.5V
R3
200kΩ
R2
10kΩ
ISL6236
EN2
FB1
AGND
REFIN2
ILIM1
ILIM2
SKIP
VREF3
GND
EN LDO
VCC
SECFB
VCC
TON
C4
0.22µF
Q1
IRF7821
OUT2-GFX
L2: 2.2µH TRACK REFIN2/10A
Q2
IRF7832
C2
2 x 330µF
4mΩ
6.3V
VCC
2 BITS
DAC
REFIN2: DYNAMIC 0 TO 2.5V
REFIN2 TIED TO VREF3 = 1.05V
REFIN2 TIED TO VCC = 3.3V
+
+
R5
200kΩ
REF
C3
OPEN
C7
0.1µF
VCC
DROOP
+
VCC
R4
200kΩ
R6
200kΩ
POK1
POK2
PAD
FREQUENCY-DEPENDENT COMPONENTS
tON = VCC
1.25V/1.05V SMPS
SWITCHING
FREQUENCY
200kHz/300kHz
L1
3.3µH
L2
2.7µH
C2
2 x 330µF
C11
330µF
FIGURE 66. ISL6236 TYPICAL DYNAMIC GFX APPLICATION CIRCUIT
21
FN6373.6
April 29, 2010
ISL6236
VIN: 5.5V TO 25V
5V
C5
1µF
LDOREFIN TIED TO GND = 5V
LDOREFIN TIED TO VCC = 3.3V
LDO
C8
1µF
PVCC
VCC
VIN
C10
10µF
SI4816BDY
LDO
VCC
LDOREFIN
BOOT1
C1
10
10µF
BOOT2
Q3a
OUT1
1.5V/5A
C11
330µF
9mΩ
6.3V
Q3b
PHASE1
PHASE2
LGATE1
LGATE2
OUT1
PGND
EN1
OUT2
VCC
3.3V
VCC
FB1 TIED TO GND = 5V
FB1 TIED TO VCC = 1.5V
BYP
Q1a
UGATE2
UGATE1
C9
0.1µF
L1: 3.3µH
ISL6236
C4
0.22µF
ILIM1
ILIM2
SKIP
VREF3
OFF
REFIN2: DYNAMIC 0V TO 2.5V
REFIN2 TIED TO VREF3 = 1.05V
VREF3 REFIN2 TIED TO VCC = 3.3V
R5
200kΩ
ON
EN LDO
VCC
SECFB
VCC
TON
C2
330µF
4mΩ
6.3V
VCC
EN2
REFIN2
AGND
OUT2
L2: 2.2µF 1.05V/5A
Q1b SI4816BDY
FB1
R3
200kΩ
C6
4.7µF
F
REF
C3
0.01µF
C7
0.1µF
VCC
VCC
R4
200kΩ
R6
200kΩ
POK1
POK2
PAD
FREQUENCY-DEPENDENT COMPONENTS
tON = VCC
1.5V/1.05V SMPS
SWITCHING
FREQUENCY
200kHz/300kHz
L1
3.3µH
L2
2.7µH
C2
330µF
C11
330µF
FIGURE 67. ISL6236 TYPICAL SYSTEM REGULATOR APPLICATION CIRCUIT WITHOUT CHARGE PUMP
22
FN6373.6
April 29, 2010
ISL6236
VIN: 5.5V TO 25V
C5
1µF
VCC
PVCC
VIN
C10
10µF
Q3
IRF7807V
OUT1
5V/7A
C9
0.1µF
L1: 4.7µH
Q4
IRF7811AV
C11
330µF
9mΩ
6.3V
BOOT2
UGATE1
UGATE2
PHASE1
PHASE2
LGATE1
LGATE2
EN1
C12
D1a
0.1µF
D1b
CP
14V/10mA
D2a
C8
0.1µF
FB1 TIED TO GND = 5V
FB1 TIED TO VCC = 1.5V
R3
200kΩ
C14
0.1µF
OFF
D2
C15
0.1µF
ISL6236
L2: 4.7µH
OUT2
3.3V/11A
Q2
IRF7832
C2
330µF
9mΩ
4V
OUT2
VCC
EN2
FB1
REFIN2
AGND
VCC
REFIN2: DYNAMIC 0 TO 2V
REFIN2 TIED TO VREF3 = 1.05V
REFIN2 TIED TO VCC = 3.3V
R5
150kΩ
ILIM1
ILIM2
SKIP
VREF3
EN LDO
REF
SECFB
VCC
C3
OPEN
C7
0.1µF
VCC
R4
200kΩ
R6
200kΩ
POK1
GND
TON
R2
39.2kΩ
Q1
IRF7821
C4
0.1µF
ON
D2b
R1
200kΩ
C1
10µF
10
PGND
BYP
D1
C6
4.7µF
LDOREFIN
OUT1
D3
LDO
BOOT1
VCC
LDOREFIN TIED TO GND = 5V
LDOREFIN TIED TO VCC = 3.3V
LDO
POK2
PAD
FREQUENCY-DEPENDENT COMPONENTS
5V/3.3V SMPS
SWITCHING
FREQUENCY
tON = VCC
tON = REF
(OR OPEN)
tON = GND
200kHz/300kHz
400kHz/300kHz
400kHz/500kHz
L1
6.8µH
6.8µH
4.7µH
L2
7.6µH
4.7µH
4.7µH
C2
2x470µF
2x330µF
2x330µF
C11
330µF
330µF
330µF
FIGURE 68. ISL6236 TYPICAL SYSTEM REGULATOR APPLICATION CIRCUIT WITH 14V CHARGE PUMP
23
FN6373.6
April 29, 2010
ISL6236
I
TON
SKIP
BOOT1
BOOT2
UGATE1
UGATE2
PHASE2
PHASE1
PVCC
PVCC
SMPS1
SYNCHRONOUS
PWM BUCK
CONTROLLER
LGATE1
GND
ILIM1
EN1
SMPS2
SYNCHRONOUS
PWM BUCK
CONTROLLER
LGATE2
PGND
ILIM2
EN2
SECFB
FB1
POK1
OUT1
REFIN2
POK2
OUT1
BYP
OUT2
OUT2
POK2
+
-
SW THRESHOLD
POK1
LDO
LDO
VCC
INTERNAL
LOGIC
LDOREFIN
10Ω
VIN
PVCC
EN LDO
EN1
EN2
POWER-ON
POWER-ON
SQUENCE
SEQUENCE
CLEARFAULT
FAULT
CLEAR
LATCH
LATCH
VREF3
VREF3
THERMAL
THERMAL
SHUTDOWN
SHUTDOWN
REF
REF
FIGURE 69. DETAILED FUNCTIONAL DIAGRAM ISL6236
24
FN6373.6
April 29, 2010
ISL6236
tON
MIN. tOFF
Q
TRIG
ONE SHOT
VIN
+
TO UGATE DRIVER
R QQ
OUT
S Q
Q
REFIN2 (SMPS2)
VREF
COMP
SLOPE COMP
+
+
+
+
+
ILIM
+
5µA
VCC
BOOT
BOOT
UV
DETECT
+
TO LGATE DRIVER
Â
S
+
PHASE
OUT
Q
S Q
+
R Q
Q
ONE-SHOT
SKIP
SECFB
+
1.1VREF
0.7VREF
OV LATCH
2V
SMSP1 ONLY
FAULT
FAULT
LATCH
LATCH
LOGIC
UV LATCH
+
FB
PGOOD
+
0.9VREF
+
FB
DECODER
20ms
BLANKING
FIGURE 70. PWM CONTROLLER (ONE SIDE ONLY)
Automatic Pulse-Skipping Switchover
(Idle Mode)
K ⋅ V OUT V IN – V OUT
I LOAD ( SKIP ) = ------------------------ -------------------------------2⋅L
V IN
=
V IN -V OUT
L
I PEAK
ILOAD = IPEAK/2
(EQ. 3)
where K is the ON-time scale factor (see “ON-TIME ONESHOT (tON)” on page 20). The load-current level at which
PFM/PWM crossover occurs, ILOAD(SKIP), is equal to half
the peak-to-peak ripple current, which is a function of the
inductor value (Figure 71). For example, in the ISL6236
typical application circuit with VOUT1 = 5V, VIN = 12V,
L = 7.6µH, and K = 5µs, switchover to pulse-skipping
operation occurs at ILOAD = 0.96A or about on-fifth full load.
The crossover point occurs at an even lower value if a
swinging (soft-saturation) inductor is used.
25
t
INDUCTOR CURRENT
In Idle Mode (SKIP = GND), an inherent automatic switchover
to PFM takes place at light loads. This switchover is affected
by a comparator that truncates the low-side switch ON-time at
the inductor current's zero crossing. This mechanism causes
the threshold between pulse-skipping PFM and non-skipping
PWM operation to coincide with the boundary between
continuous and discontinuous inductor-current operation (also
known as the critical conduction point):
ΔI
0
ON-TIME
TIME
FIGURE 71. ULTRASONIC CURRENT WAVEFORMS
The switching waveforms may appear noisy and
asynchronous when light loading causes pulse-skipping
operation, but this is a normal operating condition that
results in high light-load efficiency. Trade-offs in PFM noise
vs light-load efficiency are made by varying the inductor
value. Generally, low inductor values produce a broader
efficiency vs load curve, while higher values result in higher
FN6373.6
April 29, 2010
ISL6236
full-load efficiency (assuming that the coil resistance remains
fixed) and less output voltage ripple. Penalties for using
higher inductor values include larger physical size and
degraded load-transient response (especially at low
input-voltage levels).
voltage when compared to starting with a UGATE pulse, as
long as VFB < VREF, LGATE is off and UGATE is on, similar
to pure SKIP mode.
40µs (MAX)
INDUCTOR
CURRENT
DC output accuracy specifications refer to the trip level of the
error comparator. When the inductor is in continuous
conduction, the output voltage has a DC regulation higher
than the trip level by 50% of the ripple. In discontinuous
conduction (SKIP = GND, light load), the output voltage has
a DC regulation higher than the trip level by approximately
1.0% due to slope compensation.
ZERO-CROSSING
Zero-Crossing
DETECTION
Detection
0A
Forced-PWM Mode
FB<REG.POINT
FB<Reg.Point
The low-noise, forced-PWM (SKIP = VCC) mode disables
the zero-crossing comparator, which controls the low-side
switch ON-time. Disabling the zero-crossing detector causes
the low-side, gate-drive waveform to become the
complement of the high-side, gate-drive waveform. The
inductor current reverses at light loads as the PWM loop
strives to maintain a duty ratio of VOUT/VIN. The benefit of
forced-PWM mode is to keep the switching frequency fairly
constant, but it comes at a cost: the no-load battery current
can be 10mA to 50mA, depending on switching frequency
and the external MOSFETs.
Forced-PWM mode is most useful for reducing
audio-frequency noise, improving load-transient response,
providing sink-current capability for dynamic output voltage
adjustment, and improving the cross-regulation of
multiple-output applications that use a flyback transformer or
coupled inductor.
Enhanced Ultrasonic Mode
(25kHz (min) Pulse Skipping)
Leaving SKIP unconnected or connecting SKIP to REF
activates a unique pulse-skipping mode with a minimum
switching frequency of 25kHz. This ultrasonic pulse-skipping
mode eliminates audio-frequency modulation that would
otherwise be present when a lightly loaded controller
automatically skips pulses. In ultrasonic mode, the controller
automatically transitions to fixed-frequency PWM operation
when the load reaches the same critical conduction point
(ILOAD(SKIP)).
An ultrasonic pulse occurs when the controller detects that
no switching has occurred within the last 20µs. Once
triggered, the ultrasonic controller pulls LGATE high, turning
on the low-side MOSFET to induce a negative inductor
current. After FB drops below the regulation point, the
controller turns off the low-side MOSFET (LGATE pulled low)
and triggers a constant ON-time (UGATE driven high). When
the ON-time has expired, the controller re-enables the
low-side MOSFET until the controller detects that the
inductor current dropped below the zero-crossing threshold.
Starting with a LGATE pulse greatly reduces the peak output
26
) )
ON-TIME (tON)ON
FIGURE 72. ULTRASONIC CURRENT WAVEFORMS
Reference and Linear Regulators (VREF3,
REF, LDO and 14V Charge Pump)
The 3.3V reference (VREF3) is accurate to ±1.5%
over-temperature, making VREF3 useful as a precision
system reference. VREF3 can supply up to 5mA for external
loads. Bypass VREF3 to GND with a 0.01µF capacitor.
Leave it open if there is no load.
The 2V reference (REF) is accurate to ±1% over-temperature,
also making REF useful as a precision system reference.
Bypass REF to GND with a 0.1µF (min) capacitor. REF can
supply up to 50µA for external loads.
An internal regulator produces a fixed 5V
(LDOREFIN < 0.2V) or 3.3V (LDOREFIN > VCC - 1V). In an
adjustable mode, the LDO output can be set from 0.7V to
4.5V. The LDO output voltage is equal to two times the
LDOREFIN voltage. The LDO regulator can supply up to
100mA for external loads. Bypass LDO with a minimum
4.7µF ceramic capacitor. When the LDOREFIN < 0.2V and
BYP voltage is 5V, the LDO bootstrap-switchover to an
internal 0.7Ω P-Channel MOSFET switch connects BYP to
LDO pin while simultaneously shutting down the internal
linear regulator. These actions bootstrap the device,
powering the loads from the BYP input voltages, rather than
through internal linear regulators from the battery. Similarly,
when the BYP = 3.3V and LDOREFIN = VCC, the LDO
bootstrap-switchover to an internal 1.5Ω P-Channel
MOSFET switch connects BYP to LDO pin while
simultaneously shutting down the internal linear regulator.
No switchover action in adjustable mode.
In Figure 68, the external 14V charge pump is driven by
LGATE1. When LGATE1 is low, D1a charged C8 sourced
from OUT1. C8 voltage is equal to OUT1 minus a diode
drop. When LGATE1 transitions to high, the charges from C8
will transfer to C12 through D1b and charge it to VLGATE1
FN6373.6
April 29, 2010
ISL6236
(EQ. 4)
where:
• VLGATE1 is the peak voltage of the LGATE1 driver
• VD is the forward diode dropped across the Schottkys
SECFB is used to monitor the charge pump through resistive
divider. In an event when SECFB dropped below 2V, the
detection circuit force the highside MOSFET (SMPS1) off
and the low-side MOSFET (SMPS1) on for 300ns to allow
CP to recharge and SECFB rise above 2V. In the event of an
overload on CP where SECFB can not reach more than 2V,
the monitor will be deactivated. Special care should be taken
to ensure enough normal voltage ripple on each cycle as to
prevent CP shut-down. The SECFB pin has ~17mV of
hysteresis, so the ripple should be enough to bring the
SECFB voltage above the threshold by ~3x the hysteresis,
or (2V + 3*17mV) = 2.051V. Reducing the CP decoupling
capacitor and placing a small ceramic capacitor (10pF to
47pF) in parallel with the upper leg of the SECFB resistor
feedback network (R1 of Figure 68), will also increase the
robustness of the charge pump.
Current-Limit Circuit (ILIM) with rDS(ON)
Temperature Compensation
The current-limit circuit employs a "valley" current-sensing
algorithm. The ISL6236 uses the ON-resistance of the
synchronous rectifier as a current-sensing element. If the
magnitude of the current-sense signal at PHASE is above
the current-limit threshold, the PWM is not allowed to initiate
a new cycle. The actual peak current is greater than the
current-limit threshold by an amount equal to the inductor
ripple current. Therefore, the exact current-limit
characteristic and maximum load capability are a function of
the current-limit threshold, inductor value and input and
output voltage.
INDUCTOR CURRENT
ΔI
I LIMIT
I LOAD(MAX)
ILIM (VAL) = I
LOAD -
5
5µA
RILIM
VILIM
VCC
9R
TO CURRENT
LIMIT LOGIC
R
FIGURE 74. CURRENT LIMIT BLOCK DIAGRAM
A negative current limit prevents excessive reverse inductor
currents when VOUT sinks current. The negative
current-limit threshold is set to approximately 120% of the
positive current limit and therefore tracks the positive current
limit when ILIM is adjusted. The current-limit threshold is
adjusted with an external resistor for ISL6236 at ILIM. The
current-limit threshold adjustment range is from 20mV to
200mV. In the adjustable mode, the current-limit threshold
voltage is 1/10th the voltage at ILIM. The voltage at ILIM pin
is the product of 5µA*RILIM. The threshold defaults to
100mV when ILIM is connected to VCC. The logic threshold
for switch-over to the 100mV default value is approximately
VCC -1V.
The PC board layout guidelines should be carefully
observed to ensure that noise and DC errors do not corrupt
the current-sense signals at PHASE.
I PEAK
I LOAD
ILIM
+
CP = V OUT1 + 2 ⋅ V LGATE1 – 4 ⋅ V D
For lower power dissipation, the ISL6236 uses the
ON-resistance of the synchronous rectifier as the
current-sense element. Use the worst-case maximum value
for rDS(ON) from the MOSFET data sheet. Add some margin
for the rise in rDS(ON) with temperature. A good general rule
is to allow 0.5% additional resistance for each °C of
temperature rise. The ISL6236 controller has a built-in 5µA
current source, as shown in Figure 74. Place the hottest
power MOSEFTs as close to the IC as possible for best
thermal coupling. The current limit varies with the
ON-resistance of the synchronous rectifier. When combined
with the undervoltage-protection circuit, this current-limit
method is effective in almost every circumstance.
+
plus VC8. As LGATE1 transitions low on the next cycle, C12
will charge C14 to its voltage minus a diode drop through
D2a. Finally, C14 charges C15 through D2b when LAGET1
switched to high. CP output voltage is:
ΔI
2
MOSFET Gate Drivers (UGATE, LGATE)
The UGATE and LGATE gate drivers sink 2.0A and 3.3A
respectively of gate drive, ensuring robust gate drive for
high-current applications. The UGATE floating high-side
MOSFET drivers are powered by diode-capacitor charge
pumps at BOOT. The LGATE synchronous-rectifier drivers
are powered by PVCC.
TIME
FIGURE 73. “VALLEY” CURRENT LIMIT THRESHOLD POINT
27
FN6373.6
April 29, 2010
ISL6236
where:
5V
5V
• PVCC is 5V
BOOT
10Ω
10
• CGS is the gate capacitance of the high-side MOSFET
VIN
Boost-Supply Refresh Monitor
UGATE
Q1
C BOOT
OUT
PHASE
ISL88732
ISL88733
ISL6236
ISL6236
ISL88734
FIGURE 75. REDUCING THE SWITCHING-NODE RISE TIME
In pure skip mode, the converter frequency can be very low
with little to no output loading. This produces very long off
times, where leakage can bleed down the BOOT capacitor
voltage. If the voltage falls too low, the converter may not be
able to turn on UGATE when the output voltage falls to the
reference. To prevent this, the ISL6236 monitors the BOOT
capacitor voltage, and if it falls below 3V, it initiates an
LGATE pulse, which will refresh the BOOT voltage.
The internal pull-down transistors that drive LGATE low have
a 0.6Ω typical ON-resistance. These low ON-resistance
pull-down transistors prevent LGATE from being pulled up
during the fast rise time of the inductor nodes due to
capacitive coupling from the drain to the gate of the low-side
synchronous-rectifier MOSFETs. However, for high-current
applications, some combinations of high- and low-side
MOSFETs may cause excessive gate-drain coupling, which
leads to poor efficiency and EMI-producing shoot-through
currents. Adding a 1Ω resistor in series with BOOT
increases the turn-on time of the high-side MOSFETs at the
expense of efficiency, without degrading the turn-off time
(Figure 75).
POR, UVLO and Internal Digital Soft-Start
Adaptive dead-time circuits monitor the LGATE and UGATE
drivers and prevent either FET from turning on until the other is
fully off. This algorithm allows operation without shoot-through
with a wide range of MOSFETs, minimizing delays and
maintaining efficiency. There must be low resistance, low
inductance paths from the gate drivers to the MOSFET gates
for the adaptive dead-time circuit to work properly. Otherwise,
the sense circuitry interprets the MOSFET gate as "off" when
there is actually charge left on the gate. Use very short, wide
traces measuring 10 to 20 squares (50 mils to 100 mils wide if
the MOSFET is 1” from the device).
Power-Good Output (POK)
Boost-Supply Capacitor Selection (Buck)
The boost capacitor should be 0.1µF to 4.7µF, depending on
the input and output voltages, external components, and PC
board layout. The boost capacitance should be as large as
possible to prevent it from charging to excessive voltage, but
small enough to adequately charge during the minimum
low-side MOSFET conduction time, which happens at
maximum operating duty cycle (this occurs at minimum input
voltage). The minimum gate to source voltage (VGS(MIN)) is
determined by:
C BOOT
V GS ( MIN ) = PVCC ⋅ --------------------------------------C BOOT + C GS
28
(EQ. 5)
Power-on reset (POR) occurs when VIN rises above
approximately 3V, resetting the undervoltage, overvoltage,
and thermal-shutdown fault latches. PVCC
undervoltage-lockout (UVLO) circuitry inhibits switching
when PVCC is below 4V. LGATE is low during UVLO. The
output voltages begin to ramp up once PVCC exceeds its 4V
UVLO and REF is in regulation. The internal digital soft-start
timer begins to ramp up the maximum-allowed current limit
during start-up. The 1.7ms ramp occurs in five steps. The
step size are 20%, 40%, 60%, 80% and 100% of the positive
current limit value.
The POK comparator continuously monitors both output
voltages for undervoltage conditions. POK is actively held
low in shutdown, standby, and soft-start. POK1 releases and
digital soft-start terminates when VOUT1 outputs reach the
error-comparator threshold. POK1 goes low if VOUT1 output
turns off or is 10% below its nominal regulation point. POK1
is a true open-drain output. Likewise, POK2 is used to
monitor VOUT2.
Fault Protection
The ISL6236 provides overvoltage/undervoltage fault
protection in the buck controllers. Once activated, the
controller continuously monitors the output for undervoltage
and overvoltage fault conditions.
OUT-OF-BOUND CONDITION
When the output voltage is 5% above the set voltage, the
out-of-bound condition activates. LGATE turns on until
output reaches within regulation. Once the output is within
regulation, the controller will operate as normal. It is the "first
line of defense" before OVP. The output voltage ripple must
be sized low enough as to not nuisance trip the OOB
threshold. The equations in “Output Capacitor Selection” on
page 31 should be used to size the output voltage ripple
below 3% of the nominal output voltage set point.
FN6373.6
April 29, 2010
ISL6236
OVERVOLTAGE PROTECTION
When the output voltage of VOUT1 is 11% (16% for VOUT2)
above the set voltage, the overvoltage fault protection
activates. This latches on the synchronous rectifier MOSFET
with 100% duty cycle, rapidly discharging the output
capacitor until the negative current limit is achieved. Once
negative current limit is met, UGATE is turned on for a
minimum ON-time, followed by another LGATE pulse until
negative current limit. This effectively regulates the
discharge current at the negative current limit in an effort to
prevent excessively large negative currents that cause
potentially damaging negative voltages on the load. Once an
overvoltage fault condition is set, it can only be reset by
toggling SHDN, EN, or cycling VIN (POR).
UNDERVOLTAGE PROTECTION
When the output voltage drops below 70% of its regulation
voltage for at least 100µs, the controller sets the fault latch
and begins the discharge mode (see “Shutdown Mode” on
page 29 and “Discharge Mode (Soft-Stop)” on page 29).
UVP is ignored for at least 20ms (typical), after start-up or
after a rising edge on EN. Toggle EN or cycle VIN (POR) to
clear the undervoltage fault latch and restart the controller.
UVP only applies to the buck outputs.
THERMAL PROTECTION
The ISL6236 has thermal shutdown to protect the devices
from overheating. Thermal shutdown occurs when the die
temperature exceeds +150°C. All internal circuitry shuts
down during thermal shutdown. The ISL6236 may trigger
thermal shutdown if LDO is not bootstrapped from OUT
while applying a high input voltage on VIN and drawing the
maximum current (including short circuit) from LDO. Even if
LDO is bootstrapped from OUT, overloading the LDO causes
large power dissipation on the bootstrap switches, which
may result in thermal shutdown. Cycling EN, EN LDO, or
VIN (POR) ends the thermal-shutdown state.
Discharge Mode (Soft-Stop)
When a transition to standby or shutdown mode occurs, or
the output undervoltage fault latch is set, the outputs
discharge to GND through an internal 25Ω switch. The
reference remains active to provide an accurate threshold
and to provide overvoltage protection.
Shutdown Mode
The ISL6236 SMPS1, SMPS2 and LDO have independent
enabling control. Drive EN1, EN2 and EN LDO below the
precise input falling-edge trip level to place the ISL6236 in its
low-power shutdown state. The ISL6236 consumes only
20µA of quiescent current while in shutdown. When
shutdown mode activates, the 3.3V VREF3 remain on. Both
SMPS outputs are discharged to 0V through a 25Ω switch.
Power-Up Sequencing and On/Off Controls (EN)
EN1 and EN2 control SMPS power-up sequencing. EN1 or
EN2 rising above 2.4V enables the respective outputs. EN1
or EN2 falling below 1.6V disables the respective outputs.
Connecting EN1 or EN2 to REF will force its outputs off while
the other output is below regulation. The sequenced SMPS
will start once the other SMPS reaches regulation. The
second SMPS remains on until the first SMPS turns off, the
device shuts down, a fault occurs or PVCC goes into
undervoltage lockout. Both supplies begin their power-down
sequence immediately when the first supply turns off. Driving
EN below 0.8V clears the overvoltage, undervoltage and
thermal fault latches.
TABLE 3. OPERATING-MODE TRUTH TABLE
MODE
CONDITION
COMMENT
Power-Up
PVCC < UVLO threshold.
Transitions to discharge mode after a VIN POR and after REF becomes valid. LDO,
VREF3, and REF remain active.
Run
EN LDO = high, EN1 or EN2
enabled.
Normal operation
Overvoltage
Protection
Either output > 111% (VOUT1) or
116% (VOUT2) of nominal level.
LGATE is forced high. LDO, VREF3 and REF active. Exited by a VIN POR, or by
toggling EN1 or EN2.
Undervoltage
Protection
Either output < 70% of nominal after
20ms time-out expires and output is
enabled.
The internal 25Ω switch turns on. LDO, VREF3 and REF are active. Exited by a VIN
POR or by toggling EN1 or EN2.
Discharge
Either SMPS output is still high in
either standby mode or shutdown
mode
Discharge switch (25Ω) connects OUT to GND. One output may still run while the
other is in discharge mode. Activates when PVCC is in UVLO, or transition to UVLO,
standby, or shutdown has begun. LDO, VREF3 and REF active.
Standby
EN1, EN2 < startup threshold, EN
LDO = High
LDO, VREF3 and REF active.
Shutdown
EN1, EN2, EN LDO = low
Discharge switch (25Ω) connects OUT to PGND. All circuitry off except VREF3.
Thermal Shutdown
TJ > +150°C
All circuitry off. Exited by VIN POR or cycling EN. VREF3 remain active.
29
FN6373.6
April 29, 2010
ISL6236
TABLE 4. SHUTDOWN AND STANDBY CONTROL LOGIS
VEN LDO
VEN1 (V)
VEN2 (V)
LDO
SMPS1
SMPS2
Low
Low
Low
Off
Off
Off
“>2.5” → High
Low
Low
On
Off
Off
“>2.5” → High
High
High
On
On
On
“>2.5” → High
High
Low
On
On
Off
“>2.5” → High
Low
High
On
Off
On
“>2.5” → High
High
REF
On
On
On (after SMPS1 is up)
“>2.5” → High
REF
High
On
On (after SMPS2 is up)
On
Adjustable-Output Feedback (Dual-Mode FB)
Connect FB1 to GND to enable the fixed 5V or tie FB1 to
VCC to set the fixed 1.5V output. Connect a resistive
voltage-divider at FB1 between OUT1 and GND to adjust the
respective output voltage between 0.7V and 5.5V
(Figure 76). Choose R2 to be approximately 10k and solve
for R1 using Equation 6.
⎛ V OUT1
⎞
R 1 = R 2 ⋅ ⎜ ------------------- – 1⎟
V
⎝ FB1
⎠
(EQ. 6)
where VFB1 = 0.7V nominal.
Likewise, connect REFIN2 to VCC to enable the fixed 3.3V
or tie REFIN2 to VREF3 to set the fixed 1.05V output. Set
REFIN2 from 0V to 2.50V for SMPS2 tracking mode
(Figure 77).
VR
R 3 = R 4 ⋅ ⎛ ------------------- – 1⎞
⎝V
⎠
OUT2
(EQ. 7)
where:
• VR = 2V nominal (if tied to REF)
or
• VR = 3.3V nominal (if tied to VREF3)
the selection of input capacitors, MOSFETs and other
critical heat-contributing components.
3. Switching Frequency. This choice determines the basic
trade-off between size and efficiency. The optimal
frequency is largely a function of maximum input voltage
and MOSFET switching losses.
4. Inductor Ripple Current Ratio (LIR). LIR is the ratio of
the peak-peak ripple current to the average inductor
current. Size and efficiency trade-offs must be
considered when setting the inductor ripple current ratio.
Low inductor values cause large ripple currents, resulting
in the smallest size, but poor efficiency and high output
noise. Also, total output ripple above 3.5% of the output
regulation will cause the controller to trigger out-of-bound
condition. The minimum practical inductor value is one
that causes the circuit to operate at critical conduction
(where the inductor current just touches zero with every
cycle at maximum load). Inductor values lower than this
grant no further size-reduction benefit.
The ISL6236 pulse-skipping algorithm (SKIP = GND)
initiates skip mode at the critical conduction point, so the
inductor's operating point also determines the load
current at which PWM/PFM switchover occurs. The
optimum LIR point is usually found between 25% and
50% ripple current.
VIN
Design Procedure
Establish the input voltage range and maximum load current
before choosing an inductor and its associated ripple current
ratio (LIR). The following four factors dictate the rest of the
design:
1. Input Voltage Range. The maximum value (VIN(MAX))
must accommodate the maximum AC adapter voltage.
The minimum value (VIN(MIN)) must account for the
lowest input voltage after drops due to connectors, fuses
and battery selector switches. Lower input voltages result
in better efficiency.
2. Maximum Load Current. The peak load current
(ILOAD(MAX)) determines the instantaneous component
stress and filtering requirements and thus drives output
capacitor selection, inductor saturation rating and the
design of the current-limit circuit. The continuous load
current (ILOAD) determines the thermal stress and drives
30
UGATE1
Q3
OUT1
ISL6236
LGATE1
OUT1
Q4
R1
FB1
R2
FIGURE 76. SETTING VOUT1 WITH A RESISTOR DIVIDER
FN6373.6
April 29, 2010
ISL6236
Determining the Current Limit
VIN
Q1
UGATE2
UGATE
UGATE2
ISL88732
OUT2
ISL6236
ISL88733
ISL88734
The minimum current-limit threshold must be great enough
to support the maximum load current when the current limit
is at the minimum tolerance value. The valley of the inductor
current occurs at ILOAD(MAX) minus half of the ripple
current; therefore:
I LIMIT ( LOW ) > I LOAD ( MAX ) – [ ( LIR ⁄ 2 ) ⋅ I LOAD ( MAX ) ]
LGATE
LGATE2
LGATE2
(EQ. 12)
Q2
where: ILIMIT(LOW) = minimum current-limit threshold
voltage divided by the rDS(ON) of Q2/Q4.
VOUT
OUT2
OUT2
Use the worst-case maximum value for rDS(ON) from the
MOSFET Q2/Q4 data sheet and add some margin for the
rise in rDS(ON) with temperature. A good general rule is to
allow 0.2% additional resistance for each °C of temperature
rise.
VR
FB
REFIN2
REFIN2
R3
R4
FIGURE 77. SETTING VOUT2 WITH A VOLTAGE DIVIDER FOR
TRACKING
Inductor Selection
The switching frequency (ON-time) and operating point (%
ripple or LIR) determine the inductor value as follows:
V OUT_ ( V IN + V OUT_ )
L = --------------------------------------------------------------------V IN ⋅ f ⋅ LIR ⋅ I LOAD ( MAX )
(EQ. 8)
(EQ. 9)
Find a low-loss inductor having the lowest possible DC
resistance that fits in the allotted dimensions. Ferrite cores
are often the best choice. The core must be large enough
not to saturate at the peak inductor current (IPEAK):
IPEAK = I LOAD ( MAX ) + [ ( LIR ⁄ 2 ) ⋅ I LOAD ( MAX ) ]
I LIMIT ( LOW ) = ( 25mV ) ⁄ ( ( 5mΩ × 1.2 ) > 5A – ( 0.35 ⁄ 2 )5A )
(EQ. 13)
4.17A > 4.12A
(EQ. 14)
4.17A is greater than the valley current of 4.12A, so the
circuit can easily deliver the full-rated 5A using the 30mV
nominal current-limit threshold voltage.
Example: ILOAD(MAX) = 5A, VIN = 12V, VOUT2 = 5V,
f = 200kHz, 35% ripple current or LIR = 0.35:
5V ( 12V – 5V )
L = ----------------------------------------------------------------- = 8.3μH
12V ⋅ 200kHz ⋅ 0.35 ⋅ 5A
Examining the 5A circuit example with a maximum
rDS(ON) = 5mΩ at room temperature. At +125°C reveals the
following:
(EQ. 10)
The inductor ripple current also impacts transient response
performance, especially at low VIN - VOUT differences. Low
inductor values allow the inductor current to slew faster,
replenishing charge removed from the output filter capacitors
by a sudden load step. The peak amplitude of the output
transient (VSAG) is also a function of the maximum duty
factor, which can be calculated from the ON-time and
minimum OFF-time:
⎞⎞
⎛ ⎛ V OUT_
2
( ΔI LOAD ( MAX ) ) ⋅ L ⎜ K ⎜ ------------------- + t OFF ( MIN )⎟ ⎟
⎠⎠
⎝ ⎝ V IN
VSAG = ---------------------------------------------------------------------------------------------------------------------------⎛ V IN – V OUT⎞
2 ⋅ C OUT ⋅ V OUT K ⎜ --------------------------------⎟ - t
V IN
⎝
⎠ OFF ( MIN )
Output Capacitor Selection
The output filter capacitor must have low enough equivalent
series resistance (ESR) to meet output ripple and
load-transient requirements, yet have high enough ESR to
satisfy stability requirements. The output capacitance must
also be high enough to absorb the inductor energy while
transitioning from full-load to no-load conditions without
tripping the overvoltage fault latch. In applications where the
output is subject to large load transients, the output
capacitor's size depends on how much ESR is needed to
prevent the output from dipping too low under a load
transient. Ignoring the sag due to finite capacitance:
V DIP
R SER ≤ ---------------------------------I LOAD ( MAX )
(EQ. 15)
where VDIP is the maximum-tolerable transient voltage drop.
In non-CPU applications, the output capacitor's size
depends on how much ESR is needed to maintain an
acceptable level of output voltage ripple:
VP – P
R ESR ≤ ----------------------------------------------L IR ⋅ I LOAD ( MAX )
(EQ. 16)
(EQ. 11)
where minimum OFF-time = 0.35µs (max) and K is from
Table 2.
31
where VP-P is the peak-to-peak output voltage ripple. The
actual capacitance value required relates to the physical size
needed to achieve low ESR, as well as to the chemistry of
the capacitor technology. Thus, the capacitor is usually
FN6373.6
April 29, 2010
ISL6236
selected by ESR and voltage rating rather than by
capacitance value (this is true of tantalum, OS-CON, and
other electrolytic-type capacitors).
Ensure that conduction losses plus switching losses at the
maximum input voltage do not exceed the package ratings
or violate the overall thermal budget.
When using low-capacity filter capacitors such as polymer
types, capacitor size is usually determined by the capacity
required to prevent VSAG and VSOAR from tripping the
undervoltage and overvoltage fault latches during load
transients in ultrasonic mode.
Choose a synchronous rectifier (Q2/Q4) with the lowest
possible rDS(ON). Ensure the gate is not pulled up by the
high-side switch turning on due to parasitic drain-to-gate
capacitance, causing cross-conduction problems. Switching
losses are not an issue for the synchronous rectifier in the
buck topology since it is a zero-voltage switched device
when using the buck topology.
For low input-to-output voltage differentials (VIN/VOUT < 2),
additional output capacitance is required to maintain stability
and good efficiency in ultrasonic mode. The amount of
overshoot due to stored inductor energy can be calculated as:
2
I PEAK ⋅ L
V SOAR = -----------------------------------------------2 ⋅ C OUT ⋅ V OUT_
(EQ. 17)
where IPEAK is the peak inductor current.
Worst-case conduction losses occur at the duty-factor
extremes. For the high-side MOSFET, the worst-case power
dissipation (PD) due to the MOSFET's rDS(ON) occurs at the
minimum battery voltage:
⎛ V OUT_ ⎞
2
PD ( Q H Resistance ) = ⎜ ------------------------⎟ ( I LOAD ) ⋅ r DS ( ON )
⎝ V IN ( MIN )⎠
Input Capacitor Selection
The input capacitors must meet the input-ripple-current
(IRMS) requirement imposed by the switching current. The
ISL6236 dual switching regulator operates at different
frequencies. This interleaves the current pulses drawn by
the two switches and reduces the overlap time where they
add together. The input RMS current is much smaller in
comparison than with both SMPSs operating in phase. The
input RMS current varies with load and the input voltage.
The maximum input capacitor RMS current for a single
SMPS is given by:
⎛ V OUT ( V IN – V OUT_ )⎞
I RMS ≈ I LOAD ⎜ ------------------------------------------------------------⎟
V IN
⎝
⎠
MOSFET Power Dissipation
(EQ. 18)
When V IN = 2 ⋅ V OUT_ ( D = 50% ) , IRMS has maximum
current of I LOAD ⁄ 2 .
The ESR of the input-capacitor is important for determining
capacitor power dissipation. All the power (IRMS2 x ESR)
heats up the capacitor and reduces efficiency. Nontantalum
chemistries (ceramic or OS-CON) are preferred due to their
low ESR and resilience to power-up surge currents. Choose
input capacitors that exhibit less than +10°C temperature
rise at the RMS input current for optimal circuit longevity.
Place the drains of the high-side switches close to each
other to share common input bypass capacitors.
(EQ. 19)
Generally, a small high-side MOSFET reduces switching
losses at high input voltage. However, the rDS(ON) required
to stay within package power-dissipation limits often limits
how small the MOSFET can be. The optimum situation
occurs when the switching (AC) losses equal the conduction
(rDS(ON)) losses.
Switching losses in the high-side MOSFET can become an
insidious heat problem when maximum battery voltage is
applied, due to the squared term in the CV2f switching-loss
equation. Reconsider the high-side MOSFET chosen for
adequate rDS(ON) at low battery voltages if it becomes
extraordinarily hot when subjected to VIN(MAX).
Calculating the power dissipation in NH (Q1/Q3) due to
switching losses is difficult since it must allow for quantifying
factors that influence the turn-on and turn-off times. These
factors include the internal gate resistance, gate charge,
threshold voltage, source inductance, and PC board layout
characteristics. The following switching-loss calculation
provides only a very rough estimate and is no substitute for
bench evaluation, preferably including verification using a
thermocouple mounted on NH (Q1/Q3):
2 ⎛ C RSS ⋅ f SW ⋅ I LOAD⎞
PD ( Q H Switching ) = ( V IN ( MAX ) ) ⎜ -----------------------------------------------------⎟
I GATE
⎝
⎠
(EQ. 20)
Power MOSFET Selection
Most of the following MOSFET guidelines focus on the
challenge of obtaining high load-current capability (>5A)
when using high-voltage (>20V) AC adapters. Low-current
applications usually require less attention.
Choose a high-side MOSFET (Q1/Q3) that has conduction
losses equal to the switching losses at the typical battery
voltage for maximum efficiency. Ensure that the conduction
losses at the minimum input voltage do not exceed the
package thermal limits or violate the overall thermal budget.
32
where CRSS is the reverse transfer capacitance of QH
(Q1/Q3) and IGATE is the peak gate-drive source/sink
current.
For the synchronous rectifier, the worst-case power
dissipation always occurs at maximum battery voltage:
V OUT ⎞
⎛
2
PD ( Q L ) = ⎜ 1 – --------------------------⎟ I LOAD ⋅ r DS ( ON )
V
⎝
IN ( MAX )⎠
(EQ. 21)
FN6373.6
April 29, 2010
ISL6236
The absolute worst case for MOSFET power dissipation
occurs under heavy overloads that are greater than
ILOAD(MAX) but are not quite high enough to exceed the
current limit and cause the fault latch to trip. To protect
against this possibility, "overdesign" the circuit to tolerate:
I LOAD = I LIMIT ( HIGH ) + ( ( LIR ) ⁄ 2 ) ⋅ I LOAD ( MAX )
(EQ. 22)
where ILIMIT(HIGH) is the maximum valley current allowed
by the current-limit circuit, including threshold tolerance and
resistance variation.
Rectifier Selection
Current circulates from ground to the junction of both
MOSFETs and the inductor when the high-side switch is off.
As a consequence, the polarity of the switching node is
negative with respect to ground. This voltage is approximately
-0.7V (a diode drop) at both transition edges while both
switches are off (dead time). The drop is IL x rDS(ON) when
the low-side switch conducts.
The rectifier is a clamp across the synchronous rectifier that
catches the negative inductor swing during the dead time
between turning the high-side MOSFET off and the
synchronous rectifier on. The MOSFETs incorporate a
high-speed silicon body diode as an adequate clamp diode if
efficiency is not of primary importance. Place a Schottky
diode in parallel with the body diode to reduce the forward
voltage drop and prevent the Q2/Q4 MOSFET body diodes
from turning on during the dead time. Typically, the external
diode improves the efficiency by 1% to 2%. Use a Schottky
diode with a DC current rating equal to one-third of the load
current. For example, use an MBR0530 (500mA-rated) type
for loads up to 1.5A, a 1N5817 type for loads up to 3A, or a
1N5821 type for loads up to 10A. The rectifier's rated
reverse breakdown voltage must be at least equal to the
maximum input voltage, preferably with a 20% derating
factor.
Applications Information
Dropout Performance
The output voltage-adjust range for continuous-conduction
operation is restricted by the nonadjustable 350ns (max)
minimum OFF-time one-shot. Use the slower 5V SMPS for
the higher of the two output voltages for best dropout
performance in adjustable feedback mode. The duty-factor
limit must be calculated using worst-case values for on - and
OFF-times, when working with low input voltages.
Manufacturing tolerances and internal propagation delays
introduce an error to the tON K-factor. Also, keep in mind that
transient-response performance of buck regulators operated
close to dropout is poor, and bulk output capacitance must
often be added (see Equation 11 on page 31).
( ΔIUP). The ratio h = ΔIUP/ΔIDOWN indicates the ability to
slew the inductor current higher in response to increased
load, and must always be greater than 1. As h approaches 1,
the absolute minimum dropout point, the inductor current is
less able to increase during each switching cycle and VSAG
greatly increases unless additional output capacitance is
used.
A reasonable minimum value for h is 1.5, but this can be
adjusted up or down to allow trade-offs between VSAG,
output capacitance and minimum operating voltage. For a
given value of h, the minimum operating voltage can be
calculated as:
( V OUT_ + V DROP )
V IN ( MIN ) = --------------------------------------------------- + V DROP2 – V DROP1
t OFF ( MIN ) ⋅ h
1 – ⎛ ------------------------------------⎞
⎝
⎠
K
(EQ. 23)
where VDROP1 and VDROP2 are the parasitic voltage drops in
the discharge and charge paths (see “ON-TIME ONE-SHOT
(tON)” on page 20), tOFF(MIN) is from the “Electrical
Specifications” table, which starts on page 3 and K is taken
from Table 2. The absolute minimum input voltage is
calculated with h = 1.
Operating frequency must be reduced or h must be
increased and output capacitance added to obtain an
acceptable VSAG if calculated VIN(MIN) is greater than the
required minimum input voltage. Calculate VSAG to be sure
of adequate transient response if operation near dropout is
anticipated.
DROPOUT DESIGN EXAMPLE
ISL6236: With VOUT2 = 5V, fSW = 400kHz, K = 2.25µs,
tOFF(MIN) = 350ns, VDROP1 = VDROP2 = 100mV, and
h = 1.5, the minimum VIN is:
( 5V + 0.1V )
V IN ( MIN ) = ---------------------------------------------- + 0.1V – 0.1V = 6.65V
0.35μs ⋅ 1.5
1 – ⎛ -------------------------------⎞
⎝ 2.25μs ⎠
(EQ. 24)
Calculating with h = 1 yields:
( 5V + 0.1V )
V IN ( MIN ) = ----------------------------------------- + 0.1V – 0.1V = 6.04V
0.35μs ⋅ 1
1 – ⎛ --------------------------⎞
⎝ 2.25μs ⎠
(EQ. 25)
Therefore, VIN must be greater than 6.65V. A practical input
voltage with reasonable output capacitance would be 7.5V.
PC Board Layout Guidelines
Careful PC board layout is critical to achieve minimal switching
losses and clean, stable operation. This is especially true when
multiple converters are on the same PC board where one
circuit can affect the other. Refer to the ISL6236 Evaluation Kit
Application Notes (AN1271 and AN1272) for a specific layout
example.
The absolute point of dropout occurs when the inductor
current ramps down during the minimum OFF-time
(ΔIDOWN) as much as it ramps up during the ON-time
33
FN6373.6
April 29, 2010
ISL6236
Mount all of the power components on the top side of the board
with their ground terminals flush against one another, if
possible. Follow these guidelines for good PC board layout:
• Isolate the power components on the top side from the
sensitive analog components on the bottom side with a
ground shield. Use a separate PGND plane under the
OUT1 and OUT2 sides (called PGND1 and PGND2). Avoid
the introduction of AC currents into the PGND1 and PGND2
ground planes. Run the power plane ground currents on the
top side only, if possible.
• Use a star ground connection on the power plane to
minimize the crosstalk between OUT1 and OUT2.
• Keep the high-current paths short, especially at the
ground terminals. This practice is essential for stable,
jitter-free operation.
• Keep the power traces and load connections short. This
practice is essential for high efficiency. Using thick copper
PC boards (2oz vs 1oz) can enhance full-load efficiency
by 1% or more. Correctly routing PC board traces must be
approached in terms of fractions of centimeters, where a
single mΩ of excess trace resistance causes a
measurable efficiency penalty.
• PHASE (ISL6236) and GND connections to the
synchronous rectifiers for current limiting must be made
using Kelvin-sense connections to guarantee the
current-limit accuracy with 8 Ld SO MOSFETs. This is best
done by routing power to the MOSFETs from outside using
the top copper layer, while connecting PHASE traces
inside (underneath) the MOSFETs.
• When trade-offs in trace lengths must be made, it is
preferable to allow the inductor charging path to be made
longer than the discharge path. For example, it is better to
allow some extra distance between the input capacitors
and the high-side MOSFET than to allow distance
between the inductor and the synchronous rectifier or
between the inductor and the output filter capacitor.
• Ensure that the OUT connection to COUT is short and
direct. However, in some cases it may be desirable to
deliberately introduce some trace length between the OUT
connector node and the output filter capacitor.
• Route high-speed switching nodes (BOOT, UGATE,
PHASE, and LGATE) away from sensitive analog areas
(REF, ILIM, and FB). Use PGND1 and PGND2 as an EMI
shield to keep radiated switching noise away from the IC's
feedback divider and analog bypass capacitors.
Layout Procedure
Place the power components first with ground terminals
adjacent (Q2/Q4 source, CIN, COUT). If possible, make all
these connections on the top layer with wide, copper-filled
areas.
Mount the controller IC adjacent to the synchronous rectifier
MOSFETs close to the hottest spot, preferably on the back
side in order to keep UGATE, GND, and the LGATE gate
drive lines short and wide. The LGATE gate trace must be
short and wide, measuring 50 mils to 100 mils wide if the
MOSFET is 1” from the controller device.
Group the gate-drive components (BOOT capacitor, VIN
bypass capacitor) together near the controller device.
Make the DC/DC controller ground connections as follows:
1. Near the device, create a small analog ground plane.
2. Connect the small analog ground plane to GND and use
the plane for the ground connection for the REF and VCC
bypass capacitors, FB dividers and ILIM resistors (if any).
3. Create another small ground island for PGND and use
the plane for the VIN bypass capacitor, placed very close
to the device.
4. Connect the GND and PGND planes together at the
metal tab under device.
On the board's top side (power planes), make a star ground
to minimize crosstalk between the two sides. The top-side
star ground is a star connection of the input capacitors and
synchronous rectifiers. Keep the resistance low between the
star ground and the source of the synchronous rectifiers for
accurate current limit. Connect the top-side star ground
(used for MOSFET, input, and output capacitors) to the small
island with a single short, wide connection (preferably just a
via). Create PGND islands on the layer just below the
topside layer (refer to the ISL6236 Evaluation Kit Application
Notes, AN1271 and AN1272) to act as an EMI shield if
multiple layers are available (highly recommended). Connect
each of these individually to the star ground via, which
connects the top side to the PGND plane. Add one more
solid ground plane under the device to act as an additional
shield, and also connect the solid ground plane to the star
ground via.
Connect the output power planes (VCORE and system
ground planes) directly to the output filter capacitor positive
and negative terminals with multiple vias.
• Make all pin-strap control input connections (SKIP, ILIM,
etc.) to GND or VCC of the device.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
34
FN6373.6
April 29, 2010
ISL6236
Package Outline Drawing
L32.5x5B
32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 2, 11/07
4X 3.5
5.00
28X 0.50
A
B
6
PIN 1
INDEX AREA
6
PIN #1 INDEX AREA
32
25
1
5.00
24
3 .30 ± 0 . 15
17
(4X)
8
0.15
9
16
TOP VIEW
0.10 M C A B
+ 0.07
32X 0.40 ± 0.10
4 32X 0.23 - 0.05
BOTTOM VIEW
SEE DETAIL "X"
0.10 C
0 . 90 ± 0.1
C
BASE PLANE
SEATING PLANE
0.08 C
( 4. 80 TYP )
(
( 28X 0 . 5 )
SIDE VIEW
3. 30 )
(32X 0 . 23 )
C
0 . 2 REF
5
( 32X 0 . 60)
0 . 00 MIN.
0 . 05 MAX.
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
35
FN6373.6
April 29, 2010