TI TPA3001D1

SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
FEATURES
D 20 W Into 8-Ω Load From 18-V Supply
D
D
D
D
D
DESCRIPTION
(10% THD+N)
Short Circuit Protection (Short to VCC, Short
to GND, Short Between Outputs)
Third-Generation Modulation Technique:
− Replaces Large LC Filter With Small,
Low-Cost Ferrite Bead Filter in Most
Applications
− Improved Efficiency
− Improved SNR
Low Supply Current . . . 8 mA Typ at 12 V
Shutdown Control . . . <1 µA Typ
Space-Saving, Thermally-Enhanced
PowerPAD Packaging
The TPA3001D1 is a 20-W mono bridge-tied load (BTL)
class-D audio power amplifier with high efficiency,
eliminating the need for heat sinks. The TPA3001D1
can drive 4-Ω or 8-Ω speakers with only a ferrite bead
filter required to reduce EMI.
The gain of the amplifier is controlled by two input
terminals, GAIN1 and GAIN0. This allows the amplifier
to be configured for a gain of 12, 18, 23.6, and 36 dB.
The differential input stage provides high common
mode rejection and improved power supply rejection.
The amplifier also includes depop circuitry to reduce the
amount of pop at power-up and when cycling
SHUTDOWN.
The TPA3001D1 is available in the 24-pin thermally
enhanced TSSOP package (PWP) which eliminates the
need for an external heat sink.
APPLICATIONS
D LCD Monitors/TVs
D Hands-Free Car Kits
D Powered Speakers
EFFICIENCY
vs
OUTPUT POWER
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
21
90
8Ω
80
PO − Output Power − W
70
Efficiency − %
19
4Ω
60
50
40
30
20
VCC = 18 V
0
0
4
8
12
PO − Output Power − W
16
17
15
VCC = 15 V
13
11
VCC = 12 V
9
7
10
VCC = 18 V
TA = 25°C,
10% THD Maximum
5
3.6 4
20
5
6
7
8
9
RL − Load Impedance − Ω
10
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
!" #!$% &"'
&! #" #" (" " ") !"
&& *+' &! #", &" ""%+ %!&"
", %% #""'
Copyright  2002−2003, Texas Instruments Incorporated
www.ti.com
1
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
AVAILABLE OPTIONS
PACKAGED DEVICES
TSSOP (PWP)†
TA
−40°C to 85°C
TPA3001D1PWP
† The PWP package is available taped and reeled. To order a taped and
reeled part, add the suffix R to the part number (e.g., TPA3001D1PWPR).
PWP PACKAGE
(TOP VIEW)
INN
INP
GAIN0
GAIN1
SHUTDOWN
PGND
VCLAMP
BSN
PVCC
OUTN
OUTN
PGND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
VREF
BYPASS
COSC
ROSC
AGND
AGND
BSP
PVCC
OUTP
OUTP
PGND
Terminal Functions
TERMINAL
NAME
AGND
NO.
I/O
18, 19
DESCRIPTION
Analog ground terminal
BSN
8
I
Bootstrap terminal for high-side gate drive of negative BTL output (connect a 0.22-µF capacitor with a
51-Ω resistor in series from OUTN to BSN)
BSP
17
I
Bootstrap terminal for high-side gate drive of positive BTL output (connect a 0.22-µF capacitor with a
51-Ω resistor in series from OUTP to BSP)
BYPASS
22
I
Connect 1-µF capacitor to ground for BYPASS voltage filtering
COSC
21
I
Connect a 220-pF capacitor to ground to set oscillation frequency
GAIN0
3
I
Bit 0 of gain control (see Table 1 for gain settings)
GAIN1
4
I
Bit 1 of gain control (see Table 1 for gain settings)
INN
1
I
Negative differential input
INP
2
I
Positive differential input
OUTN
10, 11
O
Negative BTL output, connect Schottky diode from PGND to OUTN for short-circuit protection
OUTP
14, 15
O
Positive BTL output, connect Schottky diode from PGND to OUTP for short-circuit protection
PGND
6, 12, 13
PVCC
ROSC
9, 16
I
High-voltage power supply (for output stages)
20
I
Connect 120 kΩ resistor to ground to set oscillation frequency
SHUTDOWN
5
I
Shutdown terminal (negative logic), TTL compatible, 21-V compliant
VCC
VCLAMP
24
I
Analog high-voltage power supply
7
O
Connect 1-µF capacitor to ground to provide reference voltage for H-bridge gates
VREF
23
O
5-V internal regulator for control circuitry (connect a 0.1-µF to 1-µF capacitor to ground)
2
Power ground
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
functional block diagram
VREF
AGND
VREF
VCC
VCLAMP
VCC
Clamp
Reference
BSN
PVCC
+
_
Gain
Adjust
INN
Deglitch
Logic
Gate
Drive
OUTN
_
PGND
+
_
+
Gain
Adjust
INP
BSP
+
_
PVCC
+
_
_
+
Deglitch
Logic
Gate
Drive
OUTP
PGND
SHUTDOWN
SD
GAIN1
GAIN0
2
Gain
Biases
and
References
Ramp
Generator
COSC
ROSC
BYPASS
Short-Circuit
Detect
Start-Up
Protection
Logic
Thermal
VCC OK
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage: VCC, PVCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 21 V
Load impedance, RL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ≥3.6 Ω
Input voltage: SHUTDOWN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VCC + 0.3 V
GAIN0, GAIN1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 5.5 V
INN, INP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 7 V
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (see Dissipation Rating Table)
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C
Operating junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 150°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
{ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
4.16 W
DERATING FACTOR
33.33 mW/°C‡
TA = 70°C
2.67 W
TA = 85°C
2.16 W
PWP
‡ The PowerPAD must be soldered to a thermal land on the printed circuit board. Please refer to the PowerPAD
Thermally Enhanced Package application note (SLMA002).
www.ti.com
3
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
recommended operating conditions
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
MIN
MAX
8
18
RL ≥ 3.6 Ω†
Supply voltage, VCC, PVCC
Load impedance, RL
High-level input voltage, VIH
GAIN0, GAIN1, SHUTDOWN
Low-level input voltage, VIL
GAIN0, GAIN1, SHUTDOWN
Operating free-air temperature, TA
UNIT
V
3.6
Ω
2
V
−40
0.8
V
85
°C
† The TPA3001D1 must not be used with any speaker or load (including speaker with output filter) that could vary below 3.6 Ω over the audio
frequency band.
electrical characteristics at TA = 25°C, PVCC = VCC = 12 V (unless otherwise noted)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
PARAMETER
TEST CONDITIONS
VI = 0 V,
VI = 0 V,
Output offset voltage (measured differentially)
PSRR
Power supply rejection ratio
|IIH|
High-level input current
|IIL|
Low-level input current
PVCC = 12 V, VI = 0 V
SHUTDOWN = 2.0 V, No load
ICC
Supply current
SHUTDOWN = VCC, VCC = 18 V,
PO = 20 W, RL = 8 Ω
ICC(SD)
Supply current, shutdown mode
SHUTDOWN = 0.8 V
fs
Switching frequency
ROSC = 120 kΩ,
rds(on)
Output transistor on resistance (total)
IO = 1 A, TJ = 25°C
MAX
UNIT
50
100
PVCC = 11.5 V to 12.5 V
PVCC = 12 V, VI = PVCC
Gain
TYP
AV = 12 dB, 18, 23.6 dB
AV = 36 dB
|VOS|
G
MIN
−73
8
dB
1
µA
1
µA
15
mA
1.3
1
COSC = 220 pF
mV
A
2
250
µA
kHz
0.2
0.3
0.7
Ω
GAIN1 = 0.8 V, GAIN0 = 0.8 V
10.9
12
12.8
dB
GAIN1 = 0.8 V, GAIN0 = 2 V
17.1
18
18.5
dB
GAIN1 = 2 V, GAIN0 = 0.8 V
23
23.6
24.3
dB
33.9
36
36.5
dB
MAX
UNIT
GAIN1 = 2 V, GAIN0 = 2 V
operating characteristics, PVCC = VCC = 12 V, TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
Continuous output power at 10%
THD+N
f = 1 kHz,
RL = 4 Ω
f = 1 kHz,
RL = 8 Ω
9
Continuous output power at 1%
THD+N
f = 1 kHz,
RL = 4 Ω
10.3
f = 1 kHz,
THD + N
Total harmonic distortion plus noise
RL = 8 Ω
f = 20 Hz to 20 kHz
BOM
kSVR
Maximum output power bandwidth
PO = 10 W, RL = 4 Ω,
THD = 1%
Supply ripple rejection ratio
f = 1 kHz,
SNR
Signal-to-noise ratio
PO = 10 W, RL = 4 Ω
PO
Vn
Zi
4
Noise output voltage
Input impedance
C(BYPASS) = 1 µF
12.8
W
7.2
0.2%
20
kHz
−70
dB
95
dB
C(BYPASS) = 1 µF,
f = 20 Hz to 22 kHz,
No weighting filter used, Gain = 12 dB
86
µV(rms)
−81
dBV
C(BYPASS) = 1 µF,
A-weighted filter,
66
µV(rms)
−84
dBV
>23
kΩ
See Table 1, page 21
www.ti.com
f = 20 Hz to 22 kHz,
Gain = 12 dB
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
operating characteristics, PVCC = VCC = 18 V, TA = 25°C (unless otherwise noted)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
PARAMETER
TEST CONDITIONS
Output power at 10% THD+N
PO
Output power at 1% THD+N
RL = 4 Ω
f = 1 kHz,
RL = 8 Ω
20
f = 1 kHz,
RL = 4 Ω
10.3
f = 1 kHz,
RL = 8 Ω
f = 20 Hz to 20 kHz
1%
f = 20 Hz to 20 kHz
0.3%
THD + N
Total harmonic distortion plus noise
BOM
kSVR
Maximum output power bandwidth
THD = 1%
Supply ripple rejection ratio
f = 1 kHz,
SNR
Signal-to-noise ratio
PO = 15 W, RL = 8 Ω
CBYPASS = 1 µF
C(BYPASS) = 1 µF,
f = 20 Hz to 20 kHz,
No weighting filter used, Gain = 12 dB
Noise output voltage
Zi
C(BYPASS) = 1 µF,
A-weighted filter,
Input impedance
TYP
f = 1 kHz,
PO = 15 W, RL = 8 Ω
PO = 2 W, RL = 8 Ω
Vn
MIN
f = 20 Hz to 22 kHz,
Gain = 12 dB
See Table 1, page 21
MAX
UNIT
12.8
W
16
20
kHz
−70
dB
102
dB
86
µV(rms)
−81
dBV
66
µV(rms)
−84
dBV
>23
kΩ
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
Efficiency
vs Output power
PO
ICC
Output power
vs Load Impedance
ICC(SD)
Shutdown current
THD+N
kSVR
Supply current
5
vs Supply voltage
vs Output power
vs Frequency
19, 20, 21, 22,
23, 24, 25
Supply voltage rejection ratio
Gain and phase
Common-mode rejection ratio
VIO
Input offset voltage
6
7, 8, 9, 10, 11,
12, 13, 14, 15,
16, 17, 18
Total harmonic distortion + noise
CMRR
1
2, 3, 4
26
vs Frequency
27
28
vs Common-mode input voltage
www.ti.com
29
5
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
EFFICIENCY
vs
OUTPUT POWER
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
21
90
8Ω
80
17
PO − Output Power − W
Efficiency − %
70
60
50
40
30
20
VCC = 12 V
0
2
4
6
8
10
15
12
VCC = 15 V
13
11
VCC = 12 V
9
7
10
0
VCC = 18 V
19
4Ω
TA = 25°C,
10% THD Maximum
5
3.6 4
14
5
6
PO − Output Power − W
9
10
Figure 2
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
21
21
TA = 60°C
TA = 45°C
19
PO − Maximum Output Power − W
19
PO − Maximum Output Power − W
8
Load Impedance − Ω
Figure 1
VCC = 18 V
17
15
VCC = 15 V
13
11
9
VCC = 12 V
5
3.6 4
17
VCC = 18 V
15
VCC = 15 V
13
11
9
VCC = 12 V
7
7
5
6
7
8
ZL − Load Impedance − Ω
9
10
Figure 3
6
7
5
3.6 4
5
6
7
8
ZL − Load Impedance − Ω
Figure 4
www.ti.com
9
10
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
SHUTDOWN CURRENT
vs
SUPPLY VOLTAGE
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
5
ICC(SD) − Shutdown Current − µA
ICC − Supply Current − mA
11
10
9
8
7
SHUTDOWN = 0.8 V
4
3
2
1
0
6
8
10
12
14
16
8
18
10
12
18
10
VCC = 18 V,
RL = 8 Ω,
Gain = 12 dB
1
1 kHz
0.1
20 kHz
0.01
20 Hz
0.001
10
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
5
16
Figure 6
Figure 5
0
14
VCC − Supply Voltage − V
VCC − Supply Voltage − V
15
20
PO − Output Power − W
Figure 7
10
VCC = 18 V,
RL = 8 Ω,
Gain = 36 dB
1
1 kHz
20 kHz
0.1
20 Hz
0.01
0
5
10
15
PO − Output Power − W
20
Figure 8
www.ti.com
7
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
10
VCC = 15 V,
RL = 8 Ω,
Gain = 12 dB
1
1 kHz
20 kHz
20 Hz
0.1
0.01
0.001
0
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
5
10
15
PO − Output Power − W
10
VCC = 15 V,
RL = 8 Ω,
Gain = 36 dB
1
20 kHz
1 kHz
0.01
0
20
5
10
15
PO − Output Power − W
10
VCC = 15 V,
RL = 4 Ω,
Gain = 12 dB
1
1 kHz
0.1
20 Hz
20 kHz
0.01
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
5
10
PO − Output Power − W
10
VCC = 15 V,
RL = 4 Ω,
Gain = 36 dB
1
1 kHz
0.1
20 Hz
20 kHz
0.01
0
5
10
PO − Output Power − W
Figure 12
Figure 11
8
20
Figure 10
Figure 9
0
20 Hz
0.1
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
10
VCC = 12 V,
RL = 8 Ω,
Gain = 12 dB
1
1 kHz
20 kHz
20 Hz
0.1
0.01
0.001
0
5
10
PO − Output Power − W
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
10
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
VCC = 12 V,
RL = 8 Ω,
Gain = 36 dB
1
1 kHz
20 kHz
20 Hz
0.1
0.01
0
15
5
10
PO − Output Power − W
Figure 13
Figure 14
10
VCC = 12 V,
RL = 4 Ω,
Gain = 12 dB
1
1 kHz
0.1
20 Hz
20 kHz
0.001
0
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
0.01
15
10
VCC = 12 V,
RL = 4 Ω,
Gain = 36 dB
1
1 kHz
0.1
20 kHz
20 Hz
0.01
0
5
10
PO − Output Power − W
Figure 15
5
PO − Output Power − W
10
Figure 16
www.ti.com
9
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
10
VCC = 8 V,
RL = 4 Ω,
Gain = 12 dB
1
1 kHz
0.1
20 Hz
20 kHz
0.01
0
2
4
PO − Output Power − W
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
OUTPUT POWER
10
VCC = 8 V,
RL = 4 Ω,
Gain = 36 dB
1
1 kHz
0.1
20 kHz
20 Hz
0.01
0
6
2
4
PO − Output Power − W
Figure 18
Figure 17
1
PO = 10 W
PO = 500 mW
0.1
PO = 2 W
0.01
0.001
20
100
1k
10 k 20 k
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
VCC = 18 V
RL = 8 Ω
f − Frequency − Hz
Figure 19
10
6
1
VCC = 15 V
RL = 8 Ω
PO = 10 W
0.1
PO = 500 mW
0.01
0.001
20
PO = 2 W
100
1k
f − Frequency − Hz
Figure 20
www.ti.com
10 k 20 k
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
1
VCC = 15 V
RL = 4 Ω
PO = 10 W
0.1
PO = 500 mW
0.01
0.001
20
PO = 2 W
100
1k
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
10 k 20 k
1
VCC = 12 V
RL = 8 Ω
0.1
PO = 250 mW
0.01
PO = 1 W
0.001
20
100
f − Frequency − Hz
Figure 21
VCC = 12 V
RL = 4 Ω
0.1
PO = 500 mW
0.01
PO = 7.5 W
100
10 k 20 k
1k
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
THD+N − Total Harmonic Distortion Plus Noise − %
THD+N − Total Harmonic Distortion Plus Noise − %
1
0.001
20
1k
f − Frequency − Hz
Figure 22
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
PO = 2 W
PO = 5 W
10 k 20 k
10
VCC = 8 V
RL = 8 Ω
1
PO = 3 W
PO = 250 mW
0.1
PO = 1 W
0.01
0.001
20
f − Frequency − Hz
Figure 23
100
1k
f − Frequency − Hz
10 k 20 k
Figure 24
www.ti.com
11
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
SUPPLY VOLTAGE REJECTION RATIO
vs
FREQUENCY
10
−50
VCC = 8 V
RL = 4 Ω
kSVR − Supply Voltage Rejection Ratio − dB
THD+N − Total Harmonic Distortion Plus Noise − %
TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY
PO = 5 W
1
PO = 1 W
0.1
PO = 250 mW
0.01
0.001
20
100
1k
f − Frequency − Hz
C(Bypass) = 1 µF
RL = 8 Ω
−60
VCC = 8 V
−70
VDD = 15 V
−80
−90
20
10 k 20 k
100
Figure 25
14
COMMON-MODE REJECTION RATIO
vs
FREQUENCY
−40
20
12
10
0
10
°
8
−20
Phase
−30
6
−40
4
−50
−60
VCC = 8 V
RL = 8 Ω
Gain = 12 dB
100
−70
1k
10k
Phase −
Gain − dB
−10
CMRR − Common-Mode Rejection Ratio − dB
30
Gain
0
20
−80
100k
f − Frequency − Hz
VCC = 8 V to 18 V
RL = 8 Ω
−41
−42
−43
−44
−45
−46
20
100
1k
f − Frequency − Hz
Figure 28
Figure 27
12
10k
Figure 26
GAIN and PHASE
vs
FREQUENCY
2
1k
f − Frequency − Hz
www.ti.com
10 k
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
TYPICAL CHARACTERISTICS
INPUT OFFSET VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE
6
VIO − Input Offset Voltage − mV
5
VCC = 8 V to 18 V
4
3
2
1
0
−1
−2
−3
−4
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
VIC − Common-Mode Input Voltage − V
Figure 29
www.ti.com
13
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
application circuit
U1
TPA3001D1
C1
IN−
IN+
0.47 µF
1
2
C2
0.47 µF
3
GAIN SELECT
4
GAIN SELECT
5
SHUTDOWN
CONTROL
6
7
C10
1 µF
VCC
R2
C8
0.22 µF
51 Ω
8
9
10
C7
10 µF
C5
1 µF
11
12
D2
INN
VCC
VCC
VREF
INP
GAIN0
BYPASS
GAIN1
COSC
SHUTDOWN
ROSC
PGND
AGND
VCLAMP
AGND
BSN
BSP
PVCC
PVCC
OUTN
OUTP
OUTN
OUTP
PGND
PGND
24
23
22
21
20
C3
1 µF
L1
(Ferrite
Bead)
C15
1 nF
C14
1 nF
C11
1 µF
C12
220 pF R1
120 kΩ
19
18
17
R3
16
51 Ω
C9
0.22 µF
15
VCC
C6
1 µF
14
13
PowerPAD
L2
(Ferrite
Bead)
C4
1 µF
D1
L1, L2: Fair-Rite, Part Number 2512067007Y3
D1, D2: Diodes, Inc., Part Number B130
Figure 30. Typical Application Circuit
14
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
class-D operation
This section focuses on the class-D operation of the TPA3001D1.
traditional class-D modulation scheme
The traditional class-D modulation scheme, which is used in the TPA032D0x family, has a differential output
where each output is 180 degrees out of phase and changes from ground to the supply voltage, VCC. Therefore,
the differential prefiltered output varies between positive and negative VCC, where filtered 50% duty cycle yields
0 V across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown
in Figure 31. Note that even at an average of 0 V across the load (50% duty cycle), the current to the load is
high, causing high loss, thus causing a high supply current.
OUTP
OUTN
+12 V
Differential Voltage
Across Load
0V
−12 V
Current
Figure 31. Traditional Class-D Modulation Scheme’s Output Voltage and
Current Waveforms Into an Inductive Load With No Input
TPA3001D1 modulation scheme
The TPA3001D1 uses a modulation scheme that still has each output switching from ground to VCC. However,
OUTP and OUTN are now in phase with each other with no input. The duty cycle of OUTP is greater than 50%
and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN
is greater than 50% for negative output voltages. The voltage across the load is 0 V throughout most of the
switching period, greatly reducing the switching current, which reduces any I2R losses in the load. (See
Figure 32 on the following page.)
www.ti.com
15
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
TPA3001D1 modulation scheme (continued)
OUTP
OUTN
Differential
Voltage
Across
Load
Output = 0 V
+12 V
0V
−12 V
Current
OUTP
OUTN
Differential
Voltage
Output > 0 V
+12 V
0V
Across
Load
−12 V
Current
Figure 32. The TPA3001D1 Output Voltage and Current Waveforms Into an Inductive Load
16
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
maximum allowable output power (safe operating area)
The TPA3001D1 can drive load impedances as low as 3.6 Ω from power supply voltages ranging from 8 V to
18 V. To prevent device failure, however, the output power of the TPA3001D1 must be limited. Figure 33 shows
the maximum allowable output power versus load impedance for three power supply voltages at an ambient
temperature of 25°C. (For ambient temperatures of 45°C and 60°C, see Figures 3 and 4 on page 6.)
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
21
PO − Output Power − W
19
VCC = 18 V
17
15
VCC = 15 V
13
11
VCC = 12 V
9
TA = 25°C,
10% THD Maximum
7
5
3.6 4
5
6
7
8
Load Impedance − Ω
9
10
Figure 33. Output Power
driving a low-impedance load from a high power supply voltage
When driving low-impedance loads (e.g., a 4-Ω speaker), the output power can be limited by reducing the
maximum audio input signal level or by reducing the gain of the TPA3001D1. The maximum input voltage may
be calculated with equation 1.
V in(pp),max +
Ǹ8 PO(avg),max
R
L
Av
(1)
where
PO(avg), max = maximum continuous output power (W)
RL = load impedance (Ω)
Av = voltage gain (V/V) = 10
ǒG(dB)
Ǔ
20
For example, consider an application in which the TPA3001D1 drives a 4-Ω speaker from an 18-V power supply.
The gain is selected to be 18 dB. The maximum allowable output power for a 4-Ω load impedance is 12.8 W.
From equation 1, the input voltage must not exceed 2.54 Vpp.
In this same example, however, if the maximum output voltage of audio signal source is 5 Vpp, then the gain
of the TPA3001D1 should be reduced to 12 dB to eliminate the need for limiting the input signal.
www.ti.com
17
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
The input voltage may be limited using a variety of methods, depending on what is known about the audio signal
source. If the maximum output voltage of the source is known, a resistive voltage divider in conjunction with
proper TPA3001D1 gain selection may be used to prevent distortion. If the maximum audio source voltage is
unknown, diodes may be used to clamp the input voltage, at the cost of distortion when the input signal level
exceeds the required clamping voltage.
driving the output into clipping
The output of the TPA3001D1 may be driven into clipping to attain a higher output power than is possible with
no distortion. Clipping is typically quantified by a THD measurement of 10%. The amount of additional power
into the load may be calculated with equation 2.
P O(10% THD) + P O(1% THD)
1.25
(2)
For example, consider an application in which the TPA3001D1 drives an 8-Ω speaker from an 18-V power
supply. The maximum output power with no distortion (less than 1% THD) is 16 W, which corresponds to a
maximum peak output voltage of 16 V. For the same output voltage level driven into clipping (10% THD), the
output power is increased to 20 W.
output filter considerations
A ferrite bead filter (shown in Figure 34) should be used in order to pass FCC and/or CE radiated emissions
specifications and if a frequency sensitive circuit operating higher than 1 MHz is nearby. The ferrite filter reduces
EMI around 1 MHz and higher (FCC and CE only test radiated emissions greater than 30 MHz). When selecting
a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies.
Use an additional LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and/or there are long
wires (greater than 11 inches) from the amplifier to the speaker, as shown in Figure 35 and Figure 36.
Ferrite
Chip Bead
OUTP
1 nF
Ferrite
Chip Bead
4 Ω or Greater
OUTN
1 nF
Figure 34. Typical Ferrite Chip Bead Filter (Chip bead example: Fair-Rite 2512067007Y3)
Ferrite
Chip Bead
15 µH
OUTP
1 nF
Ferrite
Chip Bead
1 µF
4Ω
15 µH
OUTN
1 nF
1 µF
Figure 35. Typical LC Output Filter for 4-Ω Speaker, Cutoff Frequency of 41 kHz
18
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
Ferrite
Chip Bead
33 µH
OUTP
1 nF
Ferrite
Chip Bead
0.47 µF
8Ω
33 µH
OUTN
1 nF
0.47 µF
Figure 36. Typical LC Output Filter for 8-Ω Speaker, Cutoff Frequency of 41 kHz
short-circuit protection
The TPA3001D1 has short circuit protection circuitry on the outputs that prevents damage to the device during
output-to-output shorts, output-to-GND shorts, and output-to-VCC shorts. When a short-circuit is detected on
the outputs, the part immediately disables the output drive and enters into shutdown mode. This is a latched
fault and must be reset by cycling the voltage on the SHUTDOWN pin to a logic low and back to the logic high
state for normal operation. This will clear the short-circuit flag and allow for normal operation if the short was
removed. If the short was not removed, the protection circuitry will again activate.
Two Schottky diodes are required to provide short-circuit protection. The diodes should be placed as close to
the TPA3001D1 as possible, with the anodes connected to PGND and the cathodes connected to OUTP and
OUTN as shown in the application circuit schematic. The diodes should have a forward voltage rating of 0.5V
at a minimum of 1A output current and a DC blocking voltage rating of at least 30 V. The diodes must also be
rated to operate at a junction temperature of 150°C.
If short-circuit protection is not required, the Schottky diodes may be omitted.
thermal protection
Thermal protection on the TPA3001D1 prevents damage to the device when the internal die temperature
exceeds 150°C. There is a ±15°C tolerance on this trip point from device to device. Once the die temperature
exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is
not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15°C. The device
begins normal operation at this point with no external system interaction.
www.ti.com
19
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
thermal considerations: output power and maximum ambient temperature
To calculate the maximum ambient temperature, the following equation may be used:
TAmax = TJmax – ΘJAPDissipated
(3)
where: TJmax = 150°C
ΘJA = 1 / derating factor = 1 / 0.03333 = 30°C/W
(The derating factor for the 24-pin PWP package is given in the dissipation rating table on page 3.)
To estimate the power dissipation, the following equation may be used:
PDissipated = PO(average) x ((1 / Efficiency) – 1)
(4)
Efficiency = ~85% for an 8-Ω load
= ~75% for a 4-Ω load
Example. What is the maximum ambient temperature for an application that requires the TPA3001D1 to drive
10 W into an 8-Ω speaker?
PDissipated = 10 W x ((1 / 0.85) – 1) = 1.76 W
TAmax = 150°C – (30°C/W x 1.76 W) = 97.2°C
This calculation shows that the TPA3001D1 can drive 10 W into an 8-Ω speaker up to the absolute maximum
ambient temperature rating of 85°C, which must never be exceeded. Also, refer to Figures 2, 3, and 4 to
determine the minimum load impedance for the desired output power.
gain setting via GAIN0 and GAIN1 inputs
The gain of the TPA3001D1 is set by two input terminals, GAIN0 and GAIN1.
The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This
causes the input impedance (Zi) to be dependent on the gain setting. The actual gain settings are controlled
by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance may shift
by 30% due to shifts in the actual resistance of the input resistors.
For design purposes, the input network (discussed in the next section) should be designed assuming an input
impedance of 23 kΩ, which is the absolute minimum input impedance of the TPA3001D1. At the lower gain
settings, the input impedance could increase as high as 313 kΩ.
Table 1. Gain Settings
GAIN1
20
GAIN0
AMPLIFIER GAIN
(dB)
INPUT IMPEDANCE
(kΩ)
TYP
TYP
0
0
12
241
0
1
18
168
1
0
23.6
104
1
1
36
33
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
input resistance
Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest
value to over six times that value. As a result, if a single capacitor is used in the input high-pass filter, the −3 dB
or cutoff frequency also changes by over six times.
Zf
Ci
Input
Signal
Zi
IN
The −3-dB frequency can be calculated using equation 5. Use Table 1 for Zi values.
f+
1
2p Z iC i
(5)
input capacitor, Ci
In the typical application an input capacitor (Ci) is required to allow the amplifier to bias the input signal to the
proper dc level for optimum operation. In this case, Ci and the input impedance of the amplifier (Zi) form a
high-pass filter with the corner frequency determined in equation 6.
−3 dB
fc +
(6)
1
2 p Zi Ci
fc
The value of Ci is important, as it directly affects the bass (low frequency) performance of the circuit. Consider
the example where Zi is 241 kΩ and the specification calls for a flat bass response down to 20 Hz. Equation 6
is reconfigured as equation 7.
Ci +
1
2p Z i f c
(7)
In this example, Ci is 33 nF, so one would likely choose a value of 0.1 µF as this value is commonly used. If the
gain is known and will be constant, use Zi from Table 1 to calculate Ci. A further consideration for this capacitor
is the leakage path from the input source through the input network (Ci) and the feedback network to the load.
This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom,
especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best
choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input
in most applications as the dc level there is held at 2.5 V, which is likely higher than the source dc level. Note
that it is important to confirm the capacitor polarity in the application.
www.ti.com
21
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
power supply decoupling
The TPA3001D1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling
to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also
prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is
achieved by using two capacitors of different types that target different types of noise on the power supply leads.
For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance
(ESR) ceramic capacitor, typically 1 µF placed as close as possible to the device VCC lead works best. For
filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 µF or greater placed near
the audio power amplifier is recommended.
BSN and BSP capacitors
The full H-bridge output stage uses only NMOS transistors. It therefore requires bootstrap capacitors for the
high side of each output to turn on correctly. A 0.22-µF ceramic capacitor, rated for at least 25 V, must be
connected from each output to its corresponding bootstrap input. Specifically, one 0.22-µF capacitor must be
connected from OUTP to BSP, and one 0.22-µF capacitor must be connected from OUTN to BSN. (See
Figure 30.)
BSN and BSP resistors
To limit the current when charging the bootstrap capacitors, a resistor with a value of approximately 50 Ω
(+/−10% maximum) must be placed in series with each bootstrap capacitor. The current will be limited to less
than 500 µA.
VCLAMP capacitor
To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, an internal
regulator clamps the gate voltage. A 1-µF capacitor must be connected from VCLAMP (pin 7) to ground and
must be rated for at least 25 V. The voltage at VCLAMP (pin 7) varies with VCC and may not be used for powering
any other circuitry.
midrail bypass capacitor
The midrail bypass capacitor (C11 of Figure 30) is the most critical capacitor and serves several important
functions. During start-up or recovery from shutdown mode, CBYPASS determines the rate at which the amplifier
starts up. The second function is to reduce noise produced by the power supply caused by coupling into the
output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as
degraded PSRR and THD+N.
Bypass capacitor (C11) values of 0.47-µF to 1-µF ceramic or tantalum low-ESR capacitors are recommended
for the best THD noise, and depop performance. The bypass capacitor must be a value greater than the input
capacitors for optimum depop performance.
VREF decoupling capacitor
The VREF terminal (pin 23) is the output of an internally-generated 5-V supply, used for the oscillator and gain
setting logic. It requires a 0.1-µF to 1-µF capacitor to ground to keep the regulator stable. The regulator may
not be used to power any additional circuitry.
22
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
differential input
The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel.
To use the TPA3001D1 EVM with a differential source, connect the positive lead of the audio source to the INP
input and the negative lead from the audio source to the INN input. To use the TPA3001D1 with a single-ended
source, ac ground the INN input through a capacitor and apply the audio signal to the INP input. In a
single-ended input application, the INN input should be ac-grounded at the audio source instead of at the device
input for best noise performance.
switching frequency
The switching frequency is determined using the values of the components connected to ROSC (pin 20) and
COSC (pin 21) and may be calculated with the following equation:
fs +
6.6
R OSC C OSC
(8)
The frequency may be varied from 225 kHz to 275 kHz by adjusting the values chosen for ROSC and COSC.
SHUTDOWN operation
The TPA3001D1 employs a shutdown mode of operation designed to reduce supply current (ICC) to the absolute
minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal
should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the
outputs to mute and the amplifier to enter a low-current state, ICC(SD) = 1 µA. SHUTDOWN should never be left
unconnected, because amplifier operation would be unpredictable.
Ideally, the device should be held in shutdown when the system powers up and brought out of shutdown once
any digital circuitry has settled. However, if SHUTDOWN is to be left unused, the terminal may be connected
directly to VCC.
using low-ESR capacitors
Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal)
capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this
resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this
resistance the more the real capacitor behaves like an ideal capacitor.
www.ti.com
23
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
APPLICATION INFORMATION
printed circuit board (PCB) layout
Because the TPA3001D1 is a class-D amplifier that switches at a high frequency, the layout of the printed circuit
board (PCB) should be optimized according to the following guidelines for the best possible performance.
D Decoupling capacitors — As described on page 22, the high-frequency 0.1-uF decoupling capacitors
should be placed as close to the PVCC (pin 9 and pin 16) and VCC (pin 24) terminals as possible. The
BYPASS (pin 22) capacitor, VREF (pin 23) capacitor, and VCLAMP (pin 7) capacitor should also be placed
as close to the device as possible. The large (10 uF or greater) bulk power supply decoupling capacitor
should be placed near the TPA3001D1.
D Grounding — The VCC (pin 24) decoupling capacitor, VREF (pin 23) capacitor, BYPASS (pin 22) capacitor,
COSC (pin 21) capacitor, and ROSC (pin 20) resistor should each be grounded to analog ground (AGND,
pin 18 and pin 19). The PVCC (pin 9 and pin 16) decoupling capacitors should each be grounded to power
ground (PGND, pin 12 and pin 13). Analog ground and power ground may be connected at the PowerPAD,
which should be used as a central ground connection or star ground for the TPA3001D1.
D Output filter — The ferrite filter (Figure 34, page 18) should be placed as close to the output terminals (pins
10, 11, 14, and 15) as possible for the best EMI performance. The LC filter (Figure 35, page 18 and Figure
36, page 19) should be placed close to the ferrite filter. The capacitors used in both the ferrite and LC filters
should be grounded to power ground.
D PowerPAD — The PowerPAD must be soldered to the PCB for proper thermal performance and optimal
reliability. The dimensions of the PowerPAD thermal land should be 1.6 mm by 6.0 mm (63 mils by 236.2
mils). Two rows of solid vias (four vias per row, 0.3302 mm or 13 mils diameter) should be equally spaced
underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer
or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. For
additional information, please refer to the PowerPAD Thermally Enhanced Package application note, TI
literature number SLMA002.
For an example layout, please refer to the TPA3001D1 Evaluation Module (TPA3001D1EVM) User Manual, TI
literature number SLOU156. Both the EVM user manual and the PowerPAD application note are available on
the TI web site at http://www.ti.com.
24
www.ti.com
SLOS398A − DECEMBER 2002 − REVISED APRIL 2003
MECHANICAL DATA
PWP (R-PDSO-G**)
PowerPAD PLASTIC SMALL-OUTLINE
20 PINS SHOWN
0,30
0,19
0,65
20
0,10 M
11
Thermal Pad
(See Note D)
4,50
4,30
0,15 NOM
6,60
6,20
Gage Plane
1
10
0,25
A
0°−ā 8°
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
14
16
20
24
28
A MAX
5,10
5,10
6,60
7,90
9,80
A MIN
4,90
4,90
6,40
7,70
9,60
DIM
4073225/F 10/98
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusions.
The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153
PowerPAD is a trademark of Texas Instruments.
www.ti.com
25
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright  2004, Texas Instruments Incorporated