Freescale Semiconductor, Inc. Application Note Document Number: AN5161 Rev. 1.0, 7/2015 Powering an i.MX 6SX-based System using the PF3000 PMIC 1 Introduction The PF3000 is a highly integrated Power Management IC ideally suited to power Freescale's i.MX 6SX, i.MX 6SL, i.MX 6S, i.MX 6DL, i.MX 6UL and the i.MX 7 series of applications processors. This Application Note discusses the power tree configuration for powering an i.MX 6SX based system using the PF3000. Freescale analog ICs are manufactured using the SMARTMOS process, a combinational BiCMOS manufacturing flow that integrates precision analog, power functions and dense CMOS logic together on a single cost-effective die. Contents 1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2 PF3000 Voltage Regulators . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 i.MX 6SX Power Management using the PF3000 . . . . . . . . 3 4 PF3000 Power Input. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 5 PF3000 Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . 5 6 PF3000 Software Support . . . . . . . . . . . . . . . . . . . . . . . . . . 5 7 Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 8 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 9 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 © Freescale Semiconductor, Inc., 2015. All rights reserved. PF3000 Voltage Regulators 2 PF3000 Voltage Regulators Table 1 shows a summary of the voltage regulators in the PF3000. Output voltage and startup sequence of the regulators is programmed into the PMIC through One Time Programmable (OTP) memory. For more details, refer to the product datasheet. Table 1. PF3000 Voltage Regulators Regulator Output Voltage Range Load Current Rating SW1A 0.7 V to 1.425 V 1.8 V 3.3 V 1000 mA SW1B 0.7 V to 1.475 V 1750 mA SW2 1.5 V to 1.85 V 2.5 V to 3.3 V 1250 mA SW3 0.9 V to 1.65 V 1500 mA SWBST 5.0 V to 5.15 V 600 mA VSNVS 3.0 V 1.0 mA VLDO1 1.8 V to 3.3 V 100 mA VLDO2 0.8 V to 1.55 V 250 mA VLDO3 1.8 V to 3.3 V 100 mA VLDO4 1.8 V to 3.3 V 350 mA VCC_SD 1.8 V to 1.85 V 2.85 V to 3.3 V 100 mA V33 2.85 V to 3.3 V 350 mA VREFDDR VINREFDDR/2 10 mA AN5161 Application Note Rev. 1.0 7/2015 2 Freescale Semiconductor, Inc. i.MX 6SX Power Management using the PF3000 3 i.MX 6SX Power Management using the PF3000 The i.MX 6SX processor features Freescale's advanced implementation of the a single ARM® Cortex®-A9 MPCore™ multicore processor, which operates at speeds up to 1 GHz. Table 2 shows how PF3000 can be used to power an i.MX 6SX based system. This include the voltage rails required by the processor as well as memory and common peripherals. As a programming PMIC, the PF3000 can be used in a number of ways to power the i.MX 6SX. Table 2 lists one of the many possibilities. The power tree can be optimized based on specific application requirements. Table 2. PF3000 + i.MX 6SX Power Tree Regulator Voltage Sequence Load Domain SW1A 1.375 V 2 VDDCORE SW1B 1.375 V 2 VDDSOC SW2 3.3 V 4 NVCC_SD4, NVCC_NAND, NVCC_GPIO, NVCC_KEY, NVCC_QSPI, NVCC_LCD1, NVCC_HIGH (SD3), LCD Connector, CAN, Sensors, SD3 (SD3.0 Card), SD4 (SD Card-boot), QSPI Flash SW3 1.35 V 3 DDR3L SWBST 5.0 V Off VSNVS 3.0 V 0 VLDO1 3.3 V Off N/A VLDO2 1.5 V Off Camera Connector, MPCIE VLDO3 2.5 V Off Camera Connector, Audio Codec VLDO4 1.8 V 4 NVCC_LOW(SD3), NVCC_CSI VCC_SD 3.3 V 5 VDD_AFE_3P3, VDDA_ADC_3P3 (12-bit ADC), ADC_VREFH (12-bit ADC) V33 3.0 V 1 VDD_HIGH_IN,VDD_HIGH_CAP VREFDDR 0.625 V 3 DRAM_VREF N/A VDD_SNVS_IN AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. 3 PF3000 Power Input 4 PF3000 Power Input PF3000 input voltage range is 2.8 V to 4.5 V or 3.7 V to 5.5 V. 2.8 V to 4.5 V when VIN is used at input. 3.7 V to 5.5 V when VPWR is used as input. For non-battery operated applications, when the input supply voltage exceeds 4.5 V, the front-end LDO can be activated by populating the external PMOS pass FET Q16 in Figure 1 and connecting the VPWR pin to the main supply. In this case, the LDO control block self-starts with a local bandgap reference. VPWR R497 0 R499 0 PSU_5V0 470PF DNP DNP GND LDOG R500 0 GATE R496 0 R498 0 C380 Q16 FDMA908PZ 3 4 8 2 5 SOURCE C383 0.1UF 1 6 DRAIN GND 4.7uF C386 47uF GND C387 47uF 7 SYS_3V8 C384 GND GND C392 C393 47uF 47uF GND GND C394 47uF DNP GND Figure 1. PF3000 5 V Input Circuit AN5161 Application Note Rev. 1.0 7/2015 4 Freescale Semiconductor, Inc. PF3000 Layout Guidelines In a battery operated application, BC3770 input is connected directly to the adapter. BC3770 is a fully programmable switching charger with dual-path output. One output path connect to PF3000 VIN as the system power supply. The other output path is for single-cell Li-Ion and Li-Polymer battery. (See Figure 2.) In this case, the PMOS pass FET Q16 should not be populated and VPWR pin should be grounded externally. WALL_5V_DC_JACK U44 C444 1.0UF A3 C3 B1 PMID C450 2.2UF E1 E2 PGND_E1 PGND_E2 VL B2 BOOT GND VDDIO GND R787 1.5K R788 1.5K R786 10k B4 R789 10k B5 (6,11) (6,11) PMIC_SDA PMIC_SCL R790 R791 A5 0 0402_CC A4 0 0402_CC D2 D3 VIO LX_C1 LX_D1 INT VSYS_D4 VSYS_E3 VSYS_E4 SDA C1 D1 CHGEN BAT_REG SHDN NOBAT BATSNSN C452 0.1UF 0402_CC 1 16V D4 E3 E4 C2 B3 SYS_3V8 R794 0 DNP 2 1UH ind_vls252010 C449 10UF GND C445 0.1UF R792 2.2K 0402_CC GND CHG_OUT C448 4.7uF C4 GND C446 0.1UF DNP D33 LED Green VBAT J140 GND GND 1 2 3 BATREG BAT_SNS NOBAT MC32BC3770CS GND R793 0 DNP L49 C5 D5 E5 CHGOUT_C5 CHGOUT_D5 CHGOUT_E5 SCL GND A GND SW2_3V3 A1 A2 VBUS_A1 VBUS_A2 C C447 2.2UF I2C ADDR: 0x92 1803439 C451 1.0UF J24 Main PWR LED BATT 2 1 GND Lithium single cell battery connectors GND B2B-PH-K-S GND Figure 2. BC3770 Lithium Charger 5 PF3000 Layout Guidelines The Application Note AN5094 provides best practices for the layout of the PF3000 device on printed circuit boards. To download AN5094, click on the following link: http://www.freescale.com/files/analog/doc/app_note/AN5094.pdf 6 PF3000 Software Support Freescale offers PF3000 code support for a custom i.MX 6 board at the Freescale Community site https://community.freescale.com/docs/DOC-105064). AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. 5 6 Note: (*1) - SW2 of PF3000 can be changed to 3.1V after boot-up (by SW) to lower power consumption (*2) - No SW1C and SW4 in PF3000. Power Tree Diagram 7 0 - Always On 1 - First start-up supply rail Legend: Schematics Schematics Figure 3. Schematic Part 1 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. (6,11) (6,11) PMIC_SCL PMIC_SDA SW2_3V3 CON_1_PWR 1 2 3 GND 0 0402_CC R791 0 0402_CC R790 VDDIO C1 0.1uF 25V 0402_CC R787 1.5K D2 MM5Z5V1ST1G WALL_OV_CTL R1 3.3K RC0603_OV R788 1.5K GND TP1 TP2 R3 R786 10k R789 10k WALL_OVP_LED 10K WALL_OV_BASE WALL_5V_DC_JACK GND 1 2 A GND C444 1.0UF GND C447 2.2UF C C2 0.01uF 25V 0402_CC R2 100K Q1 FDMA530PZ 5 2 SW1 6 4 3 1 2 EG2209A R5 3.3K RC0603_OV R4 2.2K RC0603_OV 4 8 3 DNP JP1 5 2 1 6 1 TVS3 ESD5B5.0ST1G D3 D2 A4 A5 B5 B4 C3 A3 A1 A2 PMID NOBAT BATSNSN BAT_REG CHGOUT_C5 CHGOUT_D5 CHGOUT_E5 VSYS_D4 VSYS_E3 VSYS_E4 LX_C1 LX_D1 BOOT PGND_E1 PGND_E2 MC32BC3770CS SHDN CHGEN SCL SDA INT VIO GND VL VBUS_A1 VBUS_A2 U44 C2 B3 C4 C5 D5 E5 D4 E3 E4 C1 D1 B2 E1 E2 B1 GND C452 0.1UF 0402_CC 16V 1 2 GND C448 4.7uF 1UH ind_vls252010 L49 GND C446 0.1UF DNP GND C449 10UF GND BATREG BAT_SNS NOBAT CHG_OUT C445 0.1UF C5 47uF 10V 0805_CC TP99 VBAT GND C451 1.0UF R794 0 DNP R793 0 DNP GND 1 2 3 SYS_3V8 1803439 J140 GND BATT J24 B2B-PH-K-S 2 1 Main PWR LED GND D33 LED Green R792 2.2K 0402_CC Note: If solder PF3000 5V input circuit in page4 for, then this part is no needed. GND C4 1uF 16V 0402_cc Lithium single cell battery connectors GND C450 2.2UF C3 0.1uF 25V 0402_CC PSU_5V0 Main PWR Switch 7 Lithium Charger RB521S30T1G D3 MMBT3906TT1G Q2 WALL_5V_DC_JACK 3 J1 C A 2 1 Note: Over-voltage protection is designed to protect up to +20V. A Freescale Semiconductor, Inc. C Over Voltage Protection Schematics Figure 4. Schematic Part 2 AN5161 Application Note Rev. 1.0 7/2015 7 D29 C V33 GND J23 GND R521 DNP A LED Green D32 C PMIC-ON LED SYS_3V8 pmic_pwr_on_led GND 0 <6> <20> L47 SW2_3V3 R522 SYS_3V8 R514 2 1UH ind_vls252010 GND P1V375_VDDSOC_SW1B C415 C416 22UF 22UF 0603_CC 0603_CC 6.3V 6.3V SH10 SH0805_40 DNP R511 100K VSNVS_3V0 GND GND <22> <22> GND L45 C408 10V 1 PMIC_INT_B PMIC_PWRON PMIC_ON_REQ <6> C391 0.1UF CC0402_25 16V R503 0 R515 SH13 SH0805_40 GND GND 12 11 10 9 8 7 6 5 4 3 2 1 1 DNP C435 68PF 50V CC0402_25 GND GND SW2_LX C424 4.7uF CC0402_25 6.3V P1V5_VLDO2 C419 4.7uF DNP C436 68PF 50V CC0402_25 VDD_SOC_IN 2 1UH ind_vls252010 L48 VGEN2_1V5 GND P1V8_VLDO1 GNDREF1 SW1BFB SW1BIN SW1BLX SW1ALX SW1AIN SW1AFB ICTEST STANDBY RESETBMCU SD_VSEL INT pf0100_scl pf0100_pwron U41 0 RC0402_25 1.0UF pf0100_vcoreref C385 10V 0.22uF pf0100_sda C443 0 RC0402_25 GND VDD_ARM_IN C431 22UF 0603_CC 6.3V C428 0.22uF 0.22uF C418 SYS_3V8 4.7uF 0603_CC SW2_3V3 GND GND SYS_3V8 GND 4.7uF 0603_CC SW1A_LX DNP R510 10K NVCC_3V1 0 R508 R502 RC0402_25 R509 0 PMIC_SCL PMIC_SDA GND SW2_OUT C430 22UF 0603_CC 6.3V PMIC_VLDO2IN SOLDER SHORT 0 0 SW2_3V3 DNP 1 P1V375_VDDARM_SW1A 2 C410 C409 1UH 22UF 22UF ind_vls252010 0603_CC 0603_CC 6.3V C414 6.3V GND 10V PMIC_STBY_REQ POR_B HDR 1X2 1 2 R507 100K SOLDER SHORT VDD_ARM_IN <6> <6,9,17,20,21> DNP SH12 SH0805_40 R523 330 RC0402_25 R506 1K C399 0.01uF 25V CC0402_25 SOLDER SHORT VDD_SOC_IN RB521S30T1G DNP A VSNVS_3V0 SW1B_LX SW2_3V3 NVCC_3V1 VLDO1IN 13 47 VDDIO 46 10V C381 1.0UF GND VCOREDIG 45 SDA 48 PWRON VLDO1 14 VLDO2 15 SCL VLDO2IN 44 MC32PF300XEP GND 41 GND SW1B C438 0.1UF CC0402_25 16V SYS_3V8 C420 4.7uF 0603_CC 10V SW1A C437 0.1UF CC0402_25 16V SYS_3V8 16 VCOREREF SW2IN 18 SW2LX 17 43 VCOREDIG SW2FB 19 VCORE 40 GNDREF 42 VIN VLDO3 20 VLDO34IN 21 VLDO4 SYS_3V8 GND SW2 C439 0.1UF CC0402_25 16V 32 25 26 27 PMIC_VLDO34IN 0 SW3 C440 0.1UF CC0402_25 16V GND C429 4.7uF CC0402_25 6.3V GND GND GND GND 10V C417 1.0UF DRAM_VREF GND SWBST_5V C413 22UF 0603_CC 6.3V V33 C405 47uF GND GND SYS_3V8 C427 0.22uF CC0402_25 16V SW2_3V3 SH11 SH0805_40 GND C432 10uF 10v 0603_CC GND 0 0 R524 10K 1 6 3 EN IN1 IN2 U43 GND 5 4 NCP692MN33T2G SNS OUT GND C433 10uF 10v 0603_CC DRAIN Q16 FDMA908PZ GATE DRAIN 0 C380 R498 4 8 1 2 3 6 5 GND C384 GND 0.1UF 6 SOURCE C400 GND C401 4.7uF GND C387 47uF 4 8 GND C386 47uF 5 4.7uF GND Q17 FDMA908PZ 0.1UF C383 SOURCE R512 0 MEM_3V1 NVCC_3V1 VGEN4_1V8 R513 0 NVCC_1V8 SW Note: Default power-up voltage of SW2_3V3 is 3.3V. Need to change it to 3.1V after boot-up to lower power consumption. 1 2 GATE3 470PF DNP 0 R496 C434 SH14 0.1uF SH0805_40 25V CC0402_25 SOLDER SHORT SYS_3V8 VGEN2_1V5 10V C426 1.0UF B350A D31 C DNP PERI_3V3 GND A GND U42 IN OUT EN GND 4 TPS76912 NC/FB GND VGEN1_1V2 0 TPS76912 1.2V/0.1A 1 5 3 2 C423 4.7uF R516 LDO outputs 1.2V or adding a schottky diode in series on VGEN2_1V5 rail to generate 1.2V SW2_3V3 GND C394 47uF DNP 0 GND PSU_5V0 R500 C393 47uF DNP DDR_1V35 GND 47uF C392 LDOG R499 R497 Max output current from NCP692 is 1A GND C425 4.7uF VGEN4_1V8 SYS_3V8 VPWR SOLDER SHORT C407 4.7uF LDO decouples are 4.7 uF for BOM consolidation. P1V8_VLDO4 0 VGEN6_3V0 GND D30 MBR140SFT C GND BT1 2994TR L46 ind_vls252010 SW3_OUT 2 1UH C412 22UF 4.7uF 0603_CC 0603_CC 6.3V PERI_PWR_EN GND DNP GND C411 10V C441 A L44 R504 1K P3V15_LICELL C442 0.22uF 2.2uH 0.22uF C406 4.7uF C402 0.1UF 1 VCC_SDX <6,13> R520 SW3_LX SYS_3V8 29 28 LDOG VPWR 30 31 C397 4.7uF 0603_CC 10V GND P3V15_LICELL pf0100_bst_lx 10V C396 10uF 1.0UF 10V C382 VSNVS_3V0 34 VGEN5_3V3 33 35 36 C395 0.1UF CC0402_25 16V DDR_1V35 VGEN3_2V8 R519 C422 0.1UF CC0402_25 16V C421 0.1UF CC0402_25 16V PMIC_VHALF GND VREFDDR GNDREF2 SW3FB SW3IN SW3LX LDOG VPWR V33 VCC_SD VSNVS SWBSTLX LICELL GND SWBST_5V GND pf0100_vcore 0 RC0402_25 SYS_3V8 R501 P3V0_VLDO3 22 38 VIN2 VINREFDDR 37 SWBSTFB EPAD 39 VDDOTP VHALF 23 Note: This block is used to compensate the weak output drive of PMIC_ON_REQ in TO1.0. TO1.2 or later does not need this. EPAD SYS_3V8 GND 2 24 - 49 2 1 2 1 3 + 7 7 8 7 PF3000 5V input circuit Schematics Figure 5. Schematic Part 3 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. VGEN6_3V0 Freescale Semiconductor, Inc. 0 C245 22UF 0603_CC 6.3V RC0805_OV R375 VDD_SOC_IN GND C266 4.7uF 6.3V 0402_CC C244 22UF 0603_CC 6.3V C267 0.22UF 10V 0402_cc C246 0.22UF 10V 0402_cc C230 22UF 0603_CC 6.3V R321 C251 0.22UF 10V 0402_cc C234 0.22UF 10V 0402_cc C270 0.22UF 10V 0402_cc GND VDD_SNVS_IN GND GND GND 0 C249 0.22UF 10V 0402_cc C232 0.22UF 10V 0402_cc VDD_HIGH_IN C248 0.22UF 10V 0402_cc C231 0.22UF 10V 0402_cc VSNVS_3V0 C RB521S30T1G A DNP D25 C247 0.22UF 10V 0402_cc C235 22UF 0603_CC 6.3V VDD_ARM_IN A1 A6 A23 B3 B6 C2 C3 C5 D7 D9 D11 D13 D15 D17 D19 F2 F3 F20 G6 G7 G8 H6 H7 H8 H9 H10 H11 H12 H13 H14 H15 H16 H17 J2 J3 J6 J17 J20 K6 K17 L2 L3 L6 L9 L10 L11 L12 L13 L14 L17 M9 M10 M11 M12 M13 M14 M17 M20 M22 M23 N2 N3 N6 V15 U14 U15 C9 K8 K9 K10 K11 L8 M8 N8 N15 P8 P9 P10 P11 P12 P13 P14 P15 J21 K12 K13 K14 K15 L15 M15 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VDD_SNVS_IN VDD_HIGH_IN_1 VDD_HIGH_IN_2 VDD_SOC_IN_1 VDD_SOC_IN_2 VDD_SOC_IN_3 VDD_SOC_IN_4 VDD_SOC_IN_5 VDD_SOC_IN_6 VDD_SOC_IN_7 VDD_SOC_IN_8 VDD_SOC_IN_9 VDD_SOC_IN_10 VDD_SOC_IN_11 VDD_SOC_IN_12 VDD_SOC_IN_13 VDD_SOC_IN_14 VDD_SOC_IN_15 VDD_SOC_IN_16 VDD_SOC_IN_17 VDD_ARM_IN_1 VDD_ARM_IN_2 VDD_ARM_IN_3 VDD_ARM_IN_4 VDD_ARM_IN_5 VDD_ARM_IN_6 VDD_ARM_IN_7 U1A V4 LDO_SNVS LDO_1P1 LDO_2P5 LDO_PCIE LDO_SOC LDO_ARM N9 N10 N11 N12 N13 N14 N17 P6 P17 R2 R3 R6 R17 R20 R21 R22 R23 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 U6 U7 U20 U21 V2 V3 V8 V9 W19 W21 W22 W23 Y7 Y11 Y13 Y15 Y17 Y20 AA2 AA3 AA5 AA18 AA20 AB3 AB6 AB19 AB21 AB23 AC1 AC6 AC19 AC21 AC23 R16 Y22 Y23 U17 U18 L18 M18 J7 J8 J9 J10 J11 K7 L7 M7 N7 N16 P7 P16 R7 R8 R9 R10 R11 R12 R13 R14 R15 Y10 AA10 C18 J12 J13 J14 J15 J16 K16 L16 M16 PCIMX6X4EVM10AB VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 NGND_KEL0 VDD_SNVS_CAP NVCC_PLL VDD_HIGH_CAP_1 VDD_HIGH_CAP_2 PCIE_VP PCIE_VPTX VDD_SOC_CAP_1 VDD_SOC_CAP_2 VDD_SOC_CAP_3 VDD_SOC_CAP_4 VDD_SOC_CAP_5 VDD_SOC_CAP_6 VDD_SOC_CAP_7 VDD_SOC_CAP_8 VDD_SOC_CAP_9 VDD_SOC_CAP_10 VDD_SOC_CAP_11 VDD_SOC_CAP_12 VDD_SOC_CAP_13 VDD_SOC_CAP_14 VDD_SOC_CAP_15 VDD_SOC_CAP_16 VDD_SOC_CAP_17 VDD_SOC_CAP_18 VDD_SOC_CAP_19 VDD_SOC_CAP_20 VDD_SOC_CAP_21 VDD_SOC_CAP_22 VDD_SOC_CAP_23 VDD_ARM_CAP_1 VDD_ARM_CAP_2 VDD_ARM_CAP_3 VDD_ARM_CAP_4 VDD_ARM_CAP_5 VDD_ARM_CAP_6 VDD_ARM_CAP_7 VDD_ARM_CAP_8 VDD_ARM_CAP_9 GND VDD_SNVS_CAP GND C263 4.7uF 6.3V 0402_CC TP105 C253 0.22UF 10V 0402_cc C238 0.22UF 10V 0402_cc GND C271 0.22UF 10V 0402_cc NVCC_PLL_OUT C262 0.22UF 10V 0402_cc PCIE_VP_CAP C252 0.22UF 10V 0402_cc C236 0.22UF 10V 0402_cc VDD_ARM_CAP C256 0.22UF 10V 0402_cc C240 0.22UF 10V 0402_cc C264 0.22UF 10V 0402_cc GND C269 4.7uF 6.3V 0402_CC GND TP106 C257 0.22UF 10V 0402_cc C241 0.22UF 10V 0402_cc C265 4.7uF 6.3V 0402_CC VDD_HIGH_CAP C268 0.22UF 10V 0402_cc C254 0.22UF 10V 0402_cc VDD_SOC_CAP C239 0.22UF 10V 0402_cc C258 0.22UF 10V 0402_cc C243 22UF 0603_CC 6.3V TP100 C259 0.22UF 10V 0402_cc GND DNP C242 22UF 0603_CC 6.3V C261 22UF 0603_CC 6.3V VDD_SOC_CAP GND DNP C260 22UF 0603_CC 6.3V TP101 Schematics Figure 6. Schematic Part 4 AN5161 Application Note Rev. 1.0 7/2015 9 Schematics W17 V17 <4> <4> Y16 TEST_MODE TEST_MODE V14 SNVS_TAMPER CCM_PMIC_STBY_REQ SNVS_PMIC_ON_REQ XTALI XTALO Y1 3 2 4 1 GND2 C6 18PF 50V 0402_CC RTC_XTALI RTC_XTALO 32.768kHz 1 GND1 R19 2.2M AB20 AC20 24MHZ C7 18PF 50V 0402_CC 2 Y2 VDD_SNVS_CAP 10M RTC_XTALI RTC_XTALO JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST_B JTAG_MOD <17> <17> <17> <17> <17> <17> DNP R461 140 DNP R462 140 AA22 AA23 CCM_CLK1_N CCM_CLK1_P CLK1_N CLK1_P <16> <16> TP65 NVCC_PLL AB22 AC22 XTALI XTALO DNP R18 MPCIE_3V3 V10 W12 V12 W9 V13 U9 JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST JTAG_MOD SNVS_TAMPER V16 W16 PMIC_STBY_REQ PMIC_ON_REQ U11 NVCC_JTAG BOOT_MODE0 BOOT_MODE1 NVCC_JTAG <21> <21> GND ONOFF POR W14 W15 BOOT_MODE0 BOOT_MODE1 VDD_SNVS_IN <21> <21> C365 0.1uF 25V 0402_cc VDDHIGH_CAP ONOFF POR_B VDDHIGH_IN <20> <4,9,17,20,21> Note: When U40 is populated, need to populate these four termination resistors (HCSL-to-LVDS) for PCIe reference clock to i.MX6SX. NVCC_3V1 U1B TP66 W18 CCM_CLK2 DNP R459 75 DNP R460 75 U1G V18 GPANAIO IMX_OTG_VBUS W20 GND USB_OTG1_VBUS C312 0.47uF 16V 0402_cc V4 GND C9 22PF 25V 0402_cc USB_OTG1_DN USB_OTG1_DP <11> <11> VDD_USB_CAP AA17 VDD_USB_CAP LDO_USB PCIMX6X4EVM10AB C8 22PF 25V 0402_cc TP64 Y21 AA21 V19 USB_OTG1_DN USB_OTG1_DP USB_OTG1_CHD GND USB_HOST_VBUS Y18 C316 0.47uF 16V 0402_cc GND USB_OTG2_VBUS Y19 AA19 USB_OTG2_DN USB_OTG2_DP VGEN1_1V2 USB_HOST_DN USB_HOST_DP <11,16> <11,16> C313 0.22UF 10V 0402_cc C314 10uF 10v 0603_CC GND AA6 C350 4.7uF 6.3V 0402_CC GND NVCC_USB_H C317 0.22UF 10V 0402_cc Y5 Y6 USB_H_DATA USB_H_STROBE V4 HSIC_DATA HSIC_STROBE <11> <11> PCIMX6X4EVM10AB GND Pin G11 & G12 share the same de-coupling capacitor. TP88 TP89 TP67 TP87 TP68 GND G11 NVCC_SD2 NVCC_SD2 NVCC_3V1 C294 0.22UF 10V 0402_cc SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA3 NVCC_HIGH/LOW NVCC_HIGH GND V11 NVCC_LOW C297 0.22UF 10V 0402_cc VCC_SD4 R79 R87 0 0 B16 A16 B14 A14 R72 R73 R74 R75 0 0 0 0 F12 F11 SD2_CLK SD2_CMD R53 10 SD2_CLK SD2_CMD G13 F13 F10 G10 SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 R94 10 <16> <16> <18> PWM4_OUT PWM3_OUT ALS_COMP_INT <18> Pin G15 & G16 share the same de-coupling capacitor on Pin G14. ACC_INT <13> <13> NVCC_3V1 U1P G16 NVCC_KEY <9> <9> <9> <9> SD3_CLK SD3_CMD AA11 W10 AA15 Y14 AA14 AA13 AA12 W11 SD3_DATA0 SD3_DATA1 SD3_DATA2 SD3_DATA3 SD3_DATA4 SD3_DATA5 SD3_DATA6 SD3_DATA7 PCIE_WAKE_B PCIE_DIS_B <9> <9> SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 Y12 W13 SD3_CLK SD3_CMD U12 NVCC_1V8 A15 B15 U10 NVCC_SD4 GND AB12 AB13 Y9 SD4_CLK SD4_CMD SD4_RESET C301 0.22UF 10V 0402_cc DNP V4 0 NVCC_SD4 0 R93 R83 10 <9> <9> <9> <9> <9> <9> <9> <9> SD4_CLK SD4_CMD SD4_RST_B AC10 AB10 AC14 AB14 AC13 AC12 AC11 AB11 SD4_DATA0 SD4_DATA1 SD4_DATA2 SD4_DATA3 SD4_DATA4 SD4_DATA5 SD4_DATA6 SD4_DATA7 KEY_ROW0 KEY_ROW1 KEY_ROW2 KEY_ROW3 KEY_ROW4 <9> <9> SD3_DATA0 SD3_DATA1 SD3_DATA2 SD3_DATA3 SD3_DATA4 SD3_DATA5 SD3_DATA6 SD3_DATA7 G15 NVCC_GPIO GND R92 NVCC_1V8 KEY_COL0 KEY_COL1 KEY_COL2 KEY_COL3 KEY_COL4 NVCC_KEY NVCC_SD1 C291 0.22UF 10V 0402_cc SD1_CLK SD1_CMD V4 NVCC_SD1 <9> <9> <9> SD4_DATA0 SD4_DATA1 SD4_DATA2 SD4_DATA3 SD4_DATA4 SD4_DATA5 SD4_DATA6 SD4_DATA7 GPIO1_IO00 GPIO1_IO01 GPIO1_IO02 GPIO1_IO03 GPIO1_IO04 GPIO1_IO05 GPIO1_IO06 GPIO1_IO07 GPIO1_IO08 GPIO1_IO09 GPIO1_IO10 GPIO1_IO11 GPIO1_IO12 GPIO1_IO13 NVCC_GPIO1 G12 NVCC_3V1 TP86 U1L PERI_3V3 <9> <9> <9> <9> <9,13> <9,13> <9> <9> C23 C22 B23 B22 A22 SD3_CD <9> SD3_RST_B <9> UART5_RTS_B <19> UART5_TXD <19> I2C3_SCL <22> A21 B21 C21 D21 D22 SD3_WP <9> TP93 SD4_VSELECT UART5_CTS_B <19> UART5_RXD <19> I2C3_SDA <22> A20 B20 C20 D20 A19 B19 C19 A18 B18 D18 E19 E18 A17 B17 I2C1_SCL <22> I2C1_SDA <22> I2C2_SCL <22> I2C2_SDA <22> UART1_TXD <17> UART1_RXD <17> UART2_TXD <17> UART2_RXD <17> USB_OTG1_OC <11> USB_OTG1_PWR <11> USB_OTG1_ID <11> USB_OTG2_OC <11> USB_OTG2_PWR <11> WDOG_B <20> PCIMX6X4EVM10AB PCIMX6X4EVM10AB TP124 U1N NVCC_3V1 U1O NVCC_3V1 AB8 AC9 NAND_CE0 NAND_CE1 NVCC_NAND C308 0.22UF 10V 0402_cc AB7 AB9 AA9 AA7 AC8 AC7 NAND_ALE NAND_CLE NAND_RE NAND_WE NAND_WP NAND_READY V4 GND QSPI2A_DATA2 QSPI2A_DATA3 R85 0 TP144 <10> <10> QSPI2A_SS0_B QSPI2A_SCLK QSPI2B_DATA3 QSPI2B_DATA2 QSPI2A_DATA0 QSPI2A_DATA1 <10> <10> <10> <10> <10> <10> QSPI2B_DATA1 QSPI2B_DATA0 QSPI2B_SCLK QSPI2B_SS0_B <10> <10> <10> <10> G14 NVCC_QSPI GND NVCC_NAND R86 0 QSPI2B_DQS V4 TP129 V7 AA8 W8 V6 W7 W5 Y8 W6 NAND_DATA00 NAND_DATA01 NAND_DATA02 NAND_DATA03 NAND_DATA04 NAND_DATA05 NAND_DATA06 NAND_DATA07 TP145 BT_PWD_B QSPI2A_DQS TP125 TP130 DNP C335 30PF 50V 0402_CC DNP C336 30PF 50V 0402_CC <19> QSPI1A_DATA0 QSPI1A_DATA1 QSPI1A_DATA2 QSPI1A_DATA3 QSPI1B_SS0 QSPI1B_SS1 QSPI1B_SCLK QSPI1B_DQS QSPI1B_DATA0 QSPI1B_DATA1 QSPI1B_DATA2 QSPI1B_DATA3 TP131 PCIMX6X4EVM10AB QSPI1A_SS0 QSPI1A_SS1 QSPI1A_SCLK QSPI1A_DQS C307 0.22UF 10V 0402_cc NVCC_QSPI U8 F16 F17 E17 E13 HDMI_INT C16 E16 D16 C17 TP76 QSPI1A_SS1_B <13> QSPI1A_DQS <10,14> <10,14> PERI_PWR_EN <4,13> PMIC_INT_B <4> CABC_EN <13> CAP_TCH_INT_B <13> TP77 UART3_TXD F14 F15 E15 C13 QSPI1B_SS1_B UART3_RXD TP119 C14 E14 D14 C15 <10,14> QSPI1B_DQS <10,14> CAN1_2_STBY <14> TP120 TP121 PCIMX6X4EVM10AB GND GND GND VDD_SOC_CAP 2 VDD_AFE_1P2 TP71 TP69 TP70 C292 4.7uF 6.3V 0402_CC GND N18 VDD_AFE_1P2 VADC_IN0 VDDA_AFE_3P3 VADC_IN1 VDDA_AFE_3P3 C298 0.47UF 6.3V 0402_cc GND VGEN5_3V3 R96 L21 VGEN5_3V3 TP72 U1I VDDA_AFE_3P3 120OHM VADC_IN2 VADC_IN3 VADC_AFE_BANDGAP L23 L22 K23 K22 K21 VADC_IN0 <13> VADC_IN1 <13> VADC_IN2 <13> VADC_IN3 PCIMX6X4EVM10AB C303 0.1uF 25V 0402_cc U1J U13 GND R97 C299 0.1uF 25V 0402_cc VDDA_ADC_3P3 GND VADC_AFE_BANDGAP V4 0 TP73 C300 1000pF 50V 0402_cc 0 C305 1.0UF 10V 0402_cc ADC_VREFH C306 0.1uF 25V 0402_cc AA16 U16 VDDA_ADC_3P3 ADC_VREFH ADC_VREFL V4 GND GND VDDA_ADC_3P3 L32 1 ADC1_IN0 ADC1_IN1 ADC1_IN2 ADC1_IN3 ADC2_IN0 ADC2_IN1 ADC2_IN2 ADC2_IN3 AC15 AB15 AC16 AB16 AC17 AB17 AC18 AB18 ADC1_IN0 ADC1_IN1 ADC1_IN2 ADC1_IN3 <18> <18> <18> <18> ADC2_IN0 ADC2_IN1 ADC2_IN2 ADC2_IN3 <18> <18> <18> <18> PCIMX6X4EVM10AB Figure 7. Schematic Part 5 AN5161 Application Note Rev. 1.0 7/2015 10 Freescale Semiconductor, Inc. NVCC_3V1 GND VDD_HIGH_CAP GND C290 0.22UF 10V 0402_cc NVCC_RGMII2 GND C289 0.22UF 10V 0402_cc C310 0.22UF 10V 0402_cc NVCC_LCD1 V4 NVCC_LVDS U1E NVCC_RGMII2 U1D T18 G17 C362 0.01uF 25V 0402_CC G9 C361 0.01uF 25V 0402_CC NVCC_RGMII1 V4 V4 NVCC_RGMII1 NVCC_RGMII2 U1K NVCC_LVDS NVCC_LCD1 A10 B10 A9 B9 A8 B8 A11 B11 A12 B12 A13 B13 D10 E10 D8 E9 C8 E8 E11 C10 C12 D12 E12 C11 T20 T21 T22 T23 U22 U23 V20 V21 V22 V23 J23 J22 K20 K19 K18 J19 J18 H23 H22 H20 H19 H18 G23 G22 G21 G19 G18 F23 F22 F21 G20 F19 F18 E20 E21 D23 E23 E22 H21 PCIMX6X4EVM10AB LCD1_DATA00 LCD1_DATA01 LCD1_DATA02 LCD1_DATA03 LCD1_DATA04 LCD1_DATA05 LCD1_DATA06 LCD1_DATA07 LCD1_DATA08 LCD1_DATA09 LCD1_DATA10 LCD1_DATA11 LCD1_DATA12 LCD1_DATA13 LCD1_DATA14 LCD1_DATA15 LCD1_DATA16 LCD1_DATA17 LCD1_DATA18 LCD1_DATA19 LCD1_DATA20 LCD1_DATA21 LCD1_DATA22 LCD1_DATA23 LCD1_ENABLE LCD1_HSYNC LCD1_VSYNC LCD1_RESET LCD1_CLK PCIMX6X4EVM10AB LVDS_CLK_N LVDS_CLK_P LVDS_DATA3_N LVDS_DATA3_P LVDS_DATA2_N LVDS_DATA2_P LVDS_DATA1_N LVDS_DATA1_P LVDS_DATA0_N LVDS_DATA0_P PCIMX6X4EVM10AB RGMII2_RXC RGMII2_RX_CTL RGMII2_RD0 RGMII2_RD1 RGMII2_RD2 RGMII2_RD3 RGMII2_TXC RGMII2_TX_CTL RGMII2_TD0 RGMII2_TD1 RGMII2_TD2 RGMII2_TD3 RGMII1_RXC RGMII1_RX_CTL RGMII1_RD0 RGMII1_RD1 RGMII1_RD2 RGMII1_RD3 RGMII1_TXC RGMII1_TX_CTL RGMII1_TD0 RGMII1_TD1 RGMII1_TD2 RGMII1_TD3 TP135 TP139 RGMII2_RXCLK RGMII2_RXDV RGMII2_RXD0 RGMII2_RXD1 RGMII2_RXD2 RGMII2_RXD3 RGMII2_TXCLK RGMII2_TXEN RGMII2_TXD0 RGMII2_TXD1 RGMII2_TXD2 RGMII2_TXD3 RGMII1_RXCLK RGMII1_RXDV RGMII1_RXD0 RGMII1_RXD1 RGMII1_RXD2 RGMII1_RXD3 RGMII1_TXCLK RGMII1_TXEN RGMII1_TXD0 RGMII1_TXD1 RGMII1_TXD2 RGMII1_TXD3 <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> <15> PERI_3V3 GND C295 0.22UF 10V 0402_cc F6 NVCC_ENET U1M LCD1_CLK LCD1_DATA0 LCD1_DATA1 LCD1_DATA2 LCD1_DATA3 LCD1_DATA4 LCD1_DATA5 LCD1_DATA6 LCD1_DATA7 LCD1_DATA8 LCD1_DATA9 LCD1_DATA10 LCD1_DATA11 LCD1_DATA12 LCD1_DATA13 LCD1_DATA14 LCD1_DATA15 LCD1_DATA16 LCD1_DATA17 LCD1_DATA18 LCD1_DATA19 LCD1_DATA20 LCD1_DATA21 LCD1_DATA22 LCD1_DATA23 LCD1_ENABLE LCD1_HSYNC LCD1_VSYNC LCD1_RESET <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13,21> <13> <13> <13> <13> <13> LVDS_CLK_N LVDS_CLK_P LVDS_DATA3_N LVDS_DATA3_P LVDS_DATA2_N LVDS_DATA2_P LVDS_DATA1_N LVDS_DATA1_P LVDS_DATA0_N LVDS_DATA0_P <13> <13> <13> <13> <13> <13> <13> <13> <13> <13> NVCC_1V8 VDD_HIGH_CAP GND GND C309 0.22UF 10V 0402_cc C296 0.22UF 10V 0402_cc NVCC_CSI U1F V4 PCIE_VPH U1H P18 R18 Pin R18 & T18 share the same de-coupling capacitor. TP134 TP138 V4 V4 F8 ENET1_COL ENET1_CRS ENET1_MDC ENET1_MDIO C6 D5 F7 D6 A7 B7 E6 C7 F9 E7 M21 P22 P23 N22 N23 P21 P20 P19 N21 N19 N20 M19 L19 U19 L20 R19 T19 PCIMX6X4EVM10AB CSI_DATA00 CSI_DATA01 CSI_DATA02 CSI_DATA03 CSI_DATA04 CSI_DATA05 CSI_DATA06 CSI_DATA07 CSI_VSYNC CSI_HSYNC CSI_MCLK CSI_PIXCLK PCIMX6X4EVM10AB PCIE_REXT PCIE_TX_N PCIE_TX_P PCIE_RX_N PCIE_RX_P PCIMX6X4EVM10AB ENET2_TX_CLK ENET2_RX_CLK ENET2_COL ENET2_CRS ENET1_TX_CLK ENET1_RX_CLK PCIE_VPTX Freescale Semiconductor, Inc. NVCC_ENET NVCC_CSI NVCC_RGMII1 OSC_32K GND R338 200 1% R339 10 ENET_REF_CLK_IN AUD_MCLK PCIE_RX_N PCIE_RX_P <12> <12> <12> <15> GND DNP R391 47K C346 25V DNP R390 47K PERI_3V3 DNP 0.01uF 0402_CC ENET1_REF_CLK_IN <15> <12> <12> <20> <20> TP63 <16> <16> <16> <16> Note: This block is reserved for testing external ENET reference clock to i.MX6SX ENET_INT <15> ENET_REF_CLK_25M PCIE_TX_N PCIE_TX_P AUD_TXC <12> AUD_TXFS <12> CODEC_INT HP_DET_B KEY_FUNC1 KEY_FUNC2 I2C4_SCL <22> I2C4_SDA <22> AUD_RXD AUD_TXD <19> <16> <16> <15> <15> ENET_PWR_EN_B <15> ENET_RST_B <15> BT_WAKEUP PCIE_RST_B PCIE_PWR_EN ENET_MDC ENET_MDIO Schematics Figure 8. Schematic Part 6 AN5161 Application Note Rev. 1.0 7/2015 11 TP46 TP58 TP57 TP56 DRAM_ADDR0 TP52 TP48 TP44 TP38 GND GND R24 240 RC0402_25 1% DRAM_DATA30 DRAM_SDQS3_N DRAM_SDQS3_P DRAM_SDCLK0_N C21 10uF 10v 0603_CC DDR_1V35 GND ZQPAD C273 0.22UF 10V 0402_cc GND NVCC_DRAM_2V5 DRAM_VREF Note: Test points for signal integrity measurement TP50 DRAM_SDQS0_N DRAM_DATA0 TP42 DRAM_SDQS0_P C279 4.7uF 6.3V 0402_CC TP36 C4 M3 M6 DRAM_SDCLK0_P DRAM_SDCLK0_N M2 M1 DRAM_SDCKE0 DRAM_SDCKE1 V4 E3 DRAM_RESET_B DRAM_RAS_B DRAM_CAS_B DRAM_SDWE_B L4 K4 K3 D4 DRAM_CS0_B DRAM_CS1_B J4 D3 AA4 E5 DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 H4 U3 M4 DRAM_ODT0 DRAM_ODT1 DRAM_ADDR0 DRAM_ADDR1 DRAM_ADDR2 DRAM_ADDR3 DRAM_ADDR4 DRAM_ADDR5 DRAM_ADDR6 DRAM_ADDR7 DRAM_ADDR8 DRAM_ADDR9 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13 DRAM_ADDR14 DRAM_ADDR15 N4 Y4 G4 H3 R4 G3 Y3 F4 T3 P3 U4 T4 W3 P4 W4 E4 PCIMX6X4EVM10AB DRAM_ZQPAD DRAM_VREF NVCC_DRAM_2P5 DRAM_SDCLK0_P DRAM_SDCLK0_N DRAM_RESET DRAM_ODT0 DRAM_ODT1 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_RAS DRAM_CAS DRAM_SDWE DRAM_CS0 DRAM_CS1 DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_ADDR00 DRAM_ADDR01 DRAM_ADDR02 DRAM_ADDR03 DRAM_ADDR04 DRAM_ADDR05 DRAM_ADDR06 DRAM_ADDR07 DRAM_ADDR08 DRAM_ADDR09 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13 DRAM_ADDR14 DRAM_ADDR15 DRAM_SDCLK0_P GND V4 C276 4.7uF 6.3V 0402_CC NVCC_DRAM_1 NVCC_DRAM_2 NVCC_DRAM_3 NVCC_DRAM_4 NVCC_DRAM_5 NVCC_DRAM_6 NVCC_DRAM_7 NVCC_DRAM_8 NVCC_DRAM_9 NVCC_DRAM_10 NVCC_DRAM_11 NVCC_DRAM_12 NVCC_DRAM_13 DRAM_DATA24 DRAM_DATA25 DRAM_DATA26 DRAM_DATA27 DRAM_DATA28 DRAM_DATA29 DRAM_DATA30 DRAM_DATA31 DRAM_SDQS3_P DRAM_SDQS3_N DRAM_DQM3 DRAM_DATA16 DRAM_DATA17 DRAM_DATA18 DRAM_DATA19 DRAM_DATA20 DRAM_DATA21 DRAM_DATA22 DRAM_DATA23 DRAM_SDQS2_P DRAM_SDQS2_N DRAM_DQM2 DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12 DRAM_DATA13 DRAM_DATA14 DRAM_DATA15 DRAM_SDQS1_P DRAM_SDQS1_N DRAM_DQM1 DRAM_DATA00 DRAM_DATA01 DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06 DRAM_DATA07 DRAM_SDQS0_P DRAM_SDQS0_N DRAM_DQM0 C278 0.22UF 10V 0402_cc F5 G5 H5 J5 K5 L5 M5 N5 P5 R5 T5 U5 V5 B4 D1 B2 D2 B1 A4 B5 A5 A3 A2 C1 AB1 AB5 AC5 AB4 Y2 AC3 AA1 Y1 AB2 AC2 AC4 J1 L1 K2 G2 K1 F1 E2 E1 H1 H2 G1 U2 W2 V1 W1 P1 N1 R1 P2 T1 U1 T2 GND R323 10K 0402_CC C280 0.22UF 10V 0402_cc R324 GND R20 10K 0402_CC R322 10K 0402_CC 0 VDD_HIGH_CAP GND C33 0.22UF 10V 0402_cc DRAM_VREF GND GND C281 0.22UF 10V 0402_cc DRAM_VREF R23 240 RC0402_25 1% DRAM_ZQ1 DRAM_ADDR[0:15] GND R21 240 RC0402_25 1% DRAM_ZQ0 DRAM_ADDR[0:15] C282 0.22UF 10V 0402_cc DRAM_DQM3 DRAM_DQM1 DRAM_ODT0 E7 D3 M8 H1 L8 K1 J7 K7 K9 T2 L2 J3 K3 L3 DRAM_CS0_B DRAM_RAS_B DRAM_CAS_B DRAM_SDWE_B DRAM_SDCLK0_P DRAM_SDCLK0_N DRAM_SDCKE0 DRAM_RESET_B N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M2 N8 M3 GND DDR_1V35 LDM UDM VREFCA VREFDQ ZQ ODT CK CK CKE RESET CS RAS CAS WE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 BA0 BA1 BA2 LDM UDM VREFCA VREFDQ ZQ ODT CK CK CKE RESET CS RAS CAS WE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 BA0 BA1 BA2 C22 22UF 0603_CC 6.3V E7 D3 M8 H1 L8 K1 DRAM_ADDR0 DRAM_ADDR1 DRAM_ADDR2 DRAM_ADDR3 DRAM_ADDR4 DRAM_ADDR5 DRAM_ADDR6 DRAM_ADDR7 DRAM_ADDR8 DRAM_ADDR9 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13 DRAM_ADDR14 DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 C34 0.22UF 10V 0402_cc DRAM_DQM2 DRAM_DQM0 DRAM_ODT0 J7 K7 K9 T2 L2 J3 K3 L3 DRAM_CS0_B DRAM_RAS_B DRAM_CAS_B DRAM_SDWE_B DRAM_SDCLK0_P DRAM_SDCLK0_N DRAM_SDCKE0 DRAM_RESET_B N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M2 N8 M3 DRAM_ADDR0 DRAM_ADDR1 DRAM_ADDR2 DRAM_ADDR3 DRAM_ADDR4 DRAM_ADDR5 DRAM_ADDR6 DRAM_ADDR7 DRAM_ADDR8 DRAM_ADDR9 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13 DRAM_ADDR14 DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 GND C12 0.22UF 10V 0402_cc 4G_DDR3_SDRAM_256MX16 C23 0.22UF 10V 0402_cc GND C24 0.22UF 10V 0402_cc 4G_DDR3_SDRAM_256MX16 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 GND A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 U1C C11 0.22UF 10V 0402_cc VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 B2 D9 G7 K2 K8 N1 N9 R1 R9 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 C10 22UF 0603_CC 6.3V B2 D9 G7 K2 K8 N1 N9 R1 R9 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 C13 0.22UF 10V 0402_cc A1 A8 C1 C9 D2 E9 F1 H2 H9 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 C25 0.22UF 10V 0402_cc UDQS UDQS LDQS LDQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DRAM_SDQS0_P DRAM_SDQS0_N J1 J9 L1 L9 M7 DRAM_SDQS1_P DRAM_SDQS1_N DRAM_SDQS3_P DRAM_SDQS3_N F3 G3 C7 B7 DRAM_DATA24 DRAM_DATA25 DRAM_DATA29 DRAM_DATA27 DRAM_DATA31 DRAM_DATA28 DRAM_DATA30 DRAM_DATA26 DRAM_DATA8 DRAM_DATA13 DRAM_DATA9 DRAM_DATA11 DRAM_DATA10 DRAM_DATA15 DRAM_DATA12 DRAM_DATA14 E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3 GND C27 0.22UF 10V 0402_cc MT41K256M16HA-125:E NC_J1 NC_J9 NC_L1 NC_L9 NC_M7 UDQS UDQS LDQS LDQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 U3 C26 0.22UF 10V 0402_cc MT41K256M16HA-125:E J1 J9 L1 L9 M7 DRAM_SDQS2_P DRAM_SDQS2_N F3 G3 DRAM_DATA16 DRAM_DATA17 DRAM_DATA23 DRAM_DATA18 DRAM_DATA20 DRAM_DATA21 DRAM_DATA22 DRAM_DATA19 DRAM_DATA0 DRAM_DATA6 DRAM_DATA3 DRAM_DATA7 DRAM_DATA2 DRAM_DATA5 DRAM_DATA1 DRAM_DATA4 GND C15 0.22UF 10V 0402_cc C7 B7 E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3 U2 C14 0.22UF 10V 0402_cc NC_J1 NC_J9 NC_L1 NC_L9 NC_M7 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 B1 B9 D1 D8 E2 E8 F9 G1 G9 A1 A8 C1 C9 D2 E9 F1 H2 H9 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 12 B1 B9 D1 D8 E2 E8 F9 G1 G9 DDR_1V35 C28 0.22UF 10V 0402_cc C16 0.22UF 10V 0402_cc DRAM_DATA[0:31] C29 0.22UF 10V 0402_cc DRAM_DATA[0:31] C17 0.22UF 10V 0402_cc C31 0.22UF 10V 0402_cc C19 0.22UF 10V 0402_cc C32 0.22UF 10V 0402_cc C20 0.22UF 10V 0402_cc R54 470 DRAM_SDCLK0_N DRAM_SDCLK0_P R55 470 Note: CLK termination: Place R55 close to U3 DRAM_SDCLK0_N DRAM_SDCLK0_P Note: CLK termination: Place R54 close to U2 C30 0.22UF 10V 0402_cc C18 0.22UF 10V 0402_cc Schematics Figure 9. Schematic Part 7 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. SD3_CLK SD3_CMD SD3_CD SD3_WP <6> <6> <6> <6> R26 10 SD3_CON_CLK 5 2 14 15 7 8 9 1 10 11 12 13 J3 CONN CRD 19 CLK CMD CD WP DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7 8-bit SD VDD GND1 GND2 GND3 GND4 GND5 GND6 GND7 VSS2 VSS1 4 S1 S2 S3 S4 S5 S6 S7 6 3 SD4_CLK SD4_CMD SD4_DATA7 SD4_DATA6 <6,9> <6,9> <6,9> <6,9> R431 100K R42 R43 R44 R45 0 0 0 0 0 0 0 0 R255 R256 R257 R258 R46 R47 R48 R49 R432 100K DNP DNP DNP DNP SD4_CD SD4_WP 0 0 0 0 5 2 14 15 7 8 9 1 10 11 12 13 J4 CONN CRD 19 CLK CMD CD WP DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7 GND1 GND2 GND3 GND4 GND5 GND6 GND7 VSS2 VSS1 VDD BOOT SD CARD S1 S2 S3 S4 S5 S6 S7 6 3 4 GND GND C47 0.1uF 25V 0402_cc C48 10uF 10v 0603_CC MEM_3V1 Either SD Card on SD4 or eMMC on SD4 is used as boot device GND GND C39 0.1uF 25V 0402_cc VCC_SD3 C36 47uF 10V 0805_CC SD2_CLK SD2_CMD <6> <6> 5 SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 <6> <6> <6> <6> R433 100K TP92 R434 100K PERI_3V3 TP3 5 2 14 15 7 8 9 1 10 11 12 13 J5 CONN CRD 19 CLK CMD CD WP DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7 For WiFi VDD GND1 GND2 GND3 GND4 GND5 GND6 GND7 VSS2 VSS1 4 S1 S2 S3 S4 S5 S6 S7 6 3 GND GND C49 0.1uF 25V 0402_cc PERI_3V3 4 C50 47uF 10V 0805_CC SD2 - for WiFi and SD Accessories SD4_DATA0 SD4_DATA1 SD4_DATA2 SD4_DATA3 SD4_DATA4 SD4_DATA5 <6,9> <6,9> <6,9> <6,9> <6,9,13> <6,9,13> VCC_SD4 SD4 - For Boot Code SD3_DATA0 SD3_DATA1 SD3_DATA2 SD3_DATA3 SD3_DATA4 SD3_DATA5 SD3_DATA6 SD3_DATA7 <6> <6> <6> <6> <6> <6> <6> <6> R430 100K VCC_SD3 3 SD4_RST_B SD4_CLK <6,9> <6> SD4_CMD SD4_DATA0 SD4_DATA1 SD4_DATA2 SD4_DATA3 SD4_DATA4 SD4_DATA5 SD4_DATA6 SD4_DATA7 <6,9> <6,9> <6,9> <6,9> <6,9> <6,9,13> <6,9,13> <6,9> <6,9> 0 R40 <6> <4,6,17,20,21> 0 R39 GND 0 0 0 0 0 0 0 0 R37 R36 R35 R34 R246 R245 R31 R30 C37 4.7uF 10V 0603_CC K5 M6 M5 RST CLK CMD DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7 GND A3 A4 A5 B2 B3 B4 B5 B6 C41 0.22UF 10V 0402_cc eMMC 4GB GND DNP U4A N2 N5 P4 P6 C4 C2 C6 M4 P5 P3 N4 GND C364 0.1uF 25V 0402_cc C45 1.0UF 10V 0402_cc C42 0.22UF 10V 0402_cc GND EMMC_VDDIM C38 0.22UF 10V 0402_cc C43 0.22UF 10V 0402_cc GND C44 4.7uF 10V 0603_CC VCC_SD4 GND 0 DNP R452 A1 A2 A8 A9 A10 A11 A12 A13 A14 B1 B7 B8 B9 B10 B11 B12 B13 B14 C1 C3 C7 C8 C9 C10 C11 C12 C13 C14 D1 D2 D3 D4 D12 D13 0 DNP R453 NC_A1 NC_A2 NC_A8 NC_A9 NC_A10 NC_A11 NC_A12 NC_A13 NC_A14 NC_B1 NC_B7 NC_B8 NC_B9 NC_B10 NC_B11 NC_B12 NC_B13 NC_B14 NC_C1 NC_C3 NC_C7 NC_C8 NC_C9 NC_C10 NC_C11 NC_C12 NC_C13 NC_C14 NC_D1 NC_D2 NC_D3 NC_D4 NC_D12 NC_D13 EMMC5_0_VSS EMMC5_0_VSS TP140 EMMC5_0_RCLK These are reserved for eMMC5.0 part. Note: i) Place next to J4. ii) Remove R88 and R89 when populate U4. MTFC8GLCDM VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VDDIM VCCQ1 VCCQ3 VCCQ2 VCCQ4 VCCQ5 MEM_3V1 2 SD3_RST_B POR_B Q13 2N7002 GND 1 R51 51 RC0402_25 VCC_SD3 R32 R29 R27 10K MEM_3V1 0 0 DNP D8 C 2 1 GND 4 NC7SZ08P5X DNP U5 MEM_3V1 RB521S30T1G A 2 SD3_PWR_ON R52 R464 is reserved for testing only - turning on Q11 by default. R51 is the VCC_SD3 discharge path when Q12 is off 10K GND DNP R28 10K 1 DNP R464 100K GND Q11 MMBT3904T R33 2.2K R50 10K MEM_3V1 C46 1.0UF 10V 0402_cc 2 Q12 DNP R25 0 3 IRLML6401 VCC_SD3 Remove R51 when R25 is populated. Power switch circuit for External SD Card (SD3) DNP R463 10K DNP DNP DNP DNP DNP DNP DNP DNP DNP DNP C40 0.22UF 10V 0402_cc 3 2 R429 100K eMMC 4.5 Footprint 5 3 3 2 SD3 - For Primary External Card Slot (SD3.0) 3 1 4 J10 F5 E6 K9 VCC1 VCC2 VCC3 VCC4 VSS1 VSS2 VSS3 VSS4 E7 G5 H10 K8 A6 A7 C5 E10 E5 E8 E9 F10 G10 G3 H5 J5 K10 K6 K7 P10 P7 RFU1 RFU2 RFU3 RFU4 RFU5 RFU6 RFU7 RFU8 RFU9 RFU10 RFU11 RFU12 RFU13 RFU14 RFU15 RFU16 RFU17 P14 P13 P12 P11 P9 P8 P2 1 NC_P14 NC_P13 NC_P12 NC_P11 NC_P9 NC_P8 NC_P2 NC_D14 NC_E1 NC_E2 NC_E3 NC_E12 NC_E13 NC_E14 NC_F1 NC_F2 NC_F3 NC_F12 NC_F13 NC_F14 NC_G1 NC_G2 NC_G12 NC_G13 NC_G14 NC_H1 NC_H2 NC_H3 NC_H12 NC_H13 NC_H14 NC_J1 NC_J2 NC_J3 NC_J12 NC_J13 NC_J14 NC_K1 Freescale Semiconductor, Inc. D14 E1 E2 E3 E12 E13 E14 F1 F2 F3 F12 F13 F14 G1 G2 G12 G13 G14 H1 H2 H3 H12 H13 H14 J1 J2 J3 J12 J13 J14 K1 5 P1 N14 N13 N12 N11 N10 N9 N8 N7 N6 N3 N1 M14 M13 M12 M11 M10 M9 M8 M7 M3 M2 M1 L14 L13 L12 L3 L2 L1 K14 K13 K12 K3 K2 MTFC8GLCDM NC_P1 NC_N14 NC_N13 NC_N12 NC_N11 NC_N10 NC_N9 NC_N8 NC_N7 NC_N6 NC_N3 NC_N1 NC_M14 NC_M13 NC_M12 NC_M11 NC_M10 NC_M9 NC_M8 NC_M7 NC_M3 NC_M2 NC_M1 NC_L14 NC_L13 NC_L12 NC_L3 NC_L2 NC_L1 NC_K14 NC_K13 NC_K12 NC_K3 NC_K2 U4B DNP Schematics Figure 10. Schematic Part 8 AN5161 Application Note Rev. 1.0 7/2015 13 QSPI2A_DATA0 QSPI2A_SCLK QSPI2A_SS0_B QSPI2A_DATA2 QSPI2A_DATA3 QSPI2B_DATA0 QSPI2B_SCLK QSPI2B_SS0_B QSPI2B_DATA2 QSPI2B_DATA3 <6> <6> <6> <6> <6> <6> <6> <6> <6> <6> TP127 TP128 TP122 TP123 GND TP126 R348 10K R347 10K 7 3 1 6 5 7 3 1 6 5 GND HOLD/DQ3 GND DQ1 2 C51 0.1uF 25V 0402_cc 2 N25Q256A13EF840 DQ1 C53 0.1uF 25V 0402_cc N25Q256A13EF840 W/VPP/DQ2 S C DQ0 U9 HOLD/DQ3 W/VPP/DQ2 S C DQ0 U7 VCC EP VSS 9 4 8 VCC EP VSS 9 4 14 8 GND GND QSPI_VCC QSPI2B_DATA1 C54 4.7uF 10V 0603_CC QSPI2A_DATA1 C52 4.7uF 10V 0603_CC <6> <6> 2 x 256 Mbit QSPI FLASH R336 0 MEM_3V1 QSPI1B_SS1_B QSPI1B_DQS <6,14> <6,14> 4 DNP 8 0 DNP 0 DNP 0 DNP 0 DNP R344 R345 R346 5 6 7 R343 SI SCK HOLD VCC 25LC320A-I/SN VSS WP SO CS U8 ECSPI5_SS0 ECSPI5_SCLK ECSPI5_MOSI ECSPI5_MISO ECSPI5_MOSI ECSPI5_SCLK DNP R342 47K GND C318 0.1uF 25V 0402_cc These four signals are routed to CAN transceivers also. For SPI EEPROM test, the 0-ohm jumpers on CAN transceiver side are required to be removed. QSPI1A_SS1_B QSPI1A_DQS <6,14> <6,14> 2 ECSPI5_MISO 3 1 ECSPI5_SS0 GND DNP R341 47K MEM_3V1 SPI EEPROM FOOTPRINT Schematics Figure 11. Schematic Part 9 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. USB_HOST_DP <6,16> 0 0 R57 R58 GND + DNP C55 150 UF GND 128-0711-20 DNP J8 GND 1 C59 47uF 10V 0805_CC USB_OTG1_PWR USB_OTG2_PWR <6> <6> C58 0.1uF 25V 0402_cc PSU_5V0 0 R65 <6> R68 10K TVS1 ESD5B5.0ST1G ENA 128-0711-20 GND FLGB FLGA OUTB OUTA 1 MIC2026-1YM GND IN ENB GND USBHOST_DP USBHOST_DN U12 DNP J9 6 7 4 3 2 1 GND 90OHM L3 USBOTG2_PWR R69 10K 4 1 C56 4.7uF 16V 0603_CC USBOTG1_PWR HSIC_STROBE 0 R63 USB 5V Control USB_HOST_DN <6,16> 470 Ohm IND0603_CC USB_5V_HOST 2 1 L1 3 USB_HOST_VBUS 2 1 5 8 3 2 S1 D- HSIC_DATA USB_OTG1_VBUS D+ DNP R62 47K S2 CGND USB_HOST_VBUS <6> G USB_TYPE_A_FEMALE DNP R61 47K V NVCC_3V1 D27 ESD7C5.0DT5G A1 A2 A3 A4 J6 USB_OTG1_OC USB_OTG2_OC <6> USB_OTG1_ID <6> USB_OTG1_PWR NVCC_3V1 R476 GND DNP DNP C457 1uF 16V 0402_cc 10K 10K R475 R59 0 1 GND Vo = 1.24V x (1+Ra/Rb) Max output current from MIC5225 is 150mA Need to use MIC5225 for ceramic output cap. 6 USB_OTG1_DP <6> 470 Ohm IND0603_CC 4 1 R479 GND 10K 2 3 GND DNP R480 0 GND DNP R472 100K 1% DNP C388 1000pF 50V 0402_CC 5V 2 4 GND ADJ EN IN 270K 1% 3 5 GND Ra DNP OUT R471 Q6 R56 GND G CGND S2 S4 DNP C458 4.7uF 10V CC0603_OV R477 DNP R478 0 IMX_OTG_VBUS TVS5 ESD5B5.0ST1G NTA4151PT1G DNP DNP MIC5205 DNP C456 470PF 50V 0402_CC GND 1 3 U46 0 GND ID D+ D- 2 J7 MICRO USB AB 5 Micro USB-AB Receptacle TVS2 ESD5B5.0ST1G USB_OTG1_VBUS D28 ESD7C5.0DT5G USBOTG1_ID USBOTG1_DP USBOTG1_DN Rb DNP Q7 2N7002 R60 100K 90OHM L4 C57 4.7uF 16V 0603_CC USB_5V_OTG 2 1 L2 2 3 This block is reserved for USB OTG certification test. <6> USB_OTG1_DN <6> USB_OTG1_VBUS S1 S3 3 2 1 5 USB Host Port 2 3 2 3 3 2 1 1 4 2 Freescale Semiconductor, Inc. 1 USB Boot/Host/Device Port DNP 0 VDD_USB_CAP Schematics Figure 12. Schematic Part 10 AN5161 Application Note Rev. 1.0 7/2015 15 16 1 2 + - AUD_SCL AUD_SDA AUD_TXC AUD_TXFS AUD_TXD AUD_RXD AUD_MCLK <7> <7> <7> <7> <7> 0 TP108 R81 TP109 0 TP110 IN3R TP111 GND C68 0.1uF 25V 0402_CC GND C71 4.7uF 6.3V 0402_CC GND GND C62 0.1uF 25V 0402_CC NVCC_1V8 GND C70 4.7uF 6.3V 0402_CC C72 1.0UF 10V 0402_CC C73 1.0UF 10V 0402_CC C69 4.7uF 6.3V 0402_CC GND GND SPKVDD C61 4.7uF 16V 0603_CC CODEC_1V8 MICVDD C63 4.7uF 6.3V 0402_CC C60 4.7uF 16V 0603_CC Layout note: Widen the trace SPKVDD Max ~0.6A TP107 R80 2.2K MICBIAS POM-2244P-C3310-2-R P1 0 0 R349 or WM-63PR or CMC-2242PBL-A R98 R350 DNP <22> <22> VGEN4_1V8 SW4_1V8 VGEN3_2V8 PSU_5V0 G7 F7 E1 D3 D1 D2 F1 E2 F2 E6 E7 F5 F6 D5 E5 C4 D4 D6 C6 G4 G2 A3 G3 A2 C2 WM8962BECSN/R MCLK/XTI XTO BCLK LRCLK DACDAT ADCDAT SCLK SDA CIFMODE IN4L IN4R IN3L IN3R IN2L IN2R IN1L IN1R AVDD CPVDD PLLVDD DCVDD MICVDD DBVDD SPKVDD1 SPKVDD2 U13 VMIDC MICBIAS CLKOUT5 CLKOUT2/GPIO2 CLKOUT3/GPIO3 GPIO5 CS/GPIO6 CPCB CPVOUTN CPVOUTP CPCA SPKOUTRN SPKOUTRP SPKOUTLN SPKOUTLP HPOUTR HPOUTFB HPOUTL PLLGND SPKGND1 SPKGND2 AGND DGND CPGND C5 A4 G6 E4 F4 G1 E3 B7 A7 A6 B6 C3 B2 B3 A1 A5 B4 B5 G5 B1 C1 D7 F3 C7 GND GND HPOUTL_ZOBEL TP4 TP5 0 GND GND 100 OHM@100MHZ 2 DNP C67 1000pF 50V 0402_CC GND GND GND C78 4.7uF 6.3V 0402_CC GND R84 10K 0402_CC C76 2.2UF 6.3V 0402_CC TP112 1 5 6 4 J10 Audio Jack CODEC_INT <7> 4 3 2 1 HDR 1X4 DNP CON1 SPKOUTLP SPKOUTLN SPKOUTRP SPKOUTRN Speaker Out Layout note: C66 & C67 close to HP Jack, for EMI purpose 100 OHM@100MHZ 1 2 R76 0 1 TVS4 ESD5B5.0ST1G Layout note: Zobel Networks(C64,C65,R77,R78) close to WM8962 GND DNP C66 1000pF 50V 0402_CC L6 L5 HP_DET_B layout note: C74 should be as close to the WM8962 as possible. C75 2.2UF 6.3V 0402_CC R78 20 C65 0.1uF 25V 0402_CC C74 2.2UF 6.3V 0402_CC GND HPOUTR_ZOBEL C77 1.0UF 10V 0402_CC MICBIAS R248 CPCB CPVOUTN CPVOUTP CPCA SPKOUTRN SPKOUTRP SPKOUTLN SPKOUTLP GND R77 20 C64 0.1uF 25V 0402_CC HPOUTR HPOUTL <7> 2 1 Audio CODEC HPOUTL GND DNP R70 10K HeadPhone HPOUTR GND DNP R71 10K Schematics Figure 13. Schematic Part 11 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. LCD1_RESET LCD1_VSYNC <7,13> LCD1_RESET <7,13> <7,13> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> R64 0 C360 0.1uF 25V 0402_cc 0 LCD_PWR_EN PSU_5V0 SYS_3V8 GND 51EXP_SPDIF_OUT MEM_3V1 51EXP_CSI_SDA 51EXP_CSI_SCL SPDIF_OUT GND C359 0.1uF 25V 0402_cc MEM_3V1 NVCC_1V8 SH6 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 SH8 SH5 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 SH7 QSH-060-01-L-D-A SH2 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 SH4 J11 SH1 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 SH3 GND 51EXP_UART2_RX HDMI_SPDIF_OUT R89 0 51EXP_UART2_TX R88 0 GND L11 2 120OHM 0603_CC 51EXP_GPIO LCD_PWM R110 51EXP_CAM_PWDN 51EXP_RESET CSI_RST_B CSI_PIXCLK CSI_VSYNC CSI_HSYNC CSI_PWDN CSI_D9 CSI_D8 CSI_D7 CSI_D6 CSI_D5 CSI_D4 CSI_D3 CSI_D2 CSI_D1 CSI_D0 CMOS_AGND CMOS_AGND GND J13 46 42 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 44 CON_BBC_40P_0P4_SM_MIRROR CONN PLUG 40 41 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 43 45 GND AF_GND CMOS_MCLK CMOS_DVDD DOVDD L12 2 C81 0.1uF 25V 0402_cc GND C84 0.1uF 25V 0402_cc VGEN3_2V8 LCD1_DATA7 GND 0 GND R242 75 SD4_DATA4 SD4_DATA5 R243 75 C353 16V C352 16V 0.047UF 0402_cc 0.047UF 0402_cc 0.047UF 0402_cc <6,9> <6,9> 1 2 GND R115 0 C83 120OHM 0.1uF 0603_CC 25V 0402_cc L13 <7,21> <7,21> <7,21> <7,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,13,21> <7,21> <7,21> <7,21> <7,21> <7,21> <7,21> <7,13> PWM3_OUT <7> <7> PERI_3V3 C85 1.0UF 10V 0402_cc <7,13,21> C82 4.7uF 6.3V 0402_CC 0 LCD1_HSYNC LCD1_ENABLE LCD1_DATA0 LCD1_DATA1 LCD1_DATA2 LCD1_DATA3 LCD1_DATA4 LCD1_DATA5 LCD1_DATA6 LCD1_DATA7 LCD1_DATA8 LCD1_DATA9 LCD1_DATA10 LCD1_DATA11 LCD1_DATA12 LCD1_DATA13 LCD1_DATA14 LCD1_DATA15 LCD1_DATA16 LCD1_DATA17 LCD1_DATA18 LCD1_DATA19 LCD1_DATA20 LCD1_DATA21 LCD1_DATA22 LCD1_DATA23 LCD1_VSYNC GND R113 AF_GND 10K 0402_CC 120OHM 0603_CC AF_VCC AF_PD R114 COMS_AVDD TP6 GND 1 Use Omnivision OV5640/5642 5M Pixel Sensor with this connector (not included) LCD1_DATA8 LCD1_DATA9 LCD1_DATA10 LCD1_DATA11 LCD1_DATA12 LCD1_DATA13 LCD1_DATA14 LCD1_DATA15 LCD1_DATA16 LCD1_DATA17 LCD1_DATA6 LCD1_DATA4 LCD1_DATA5 LCD_CSI_SDA LCD_CSI_SCL DNP R247 10K 0402_CC 1 GND GND C351 16V VADC_IN0 VADC_IN1 VADC_IN2 <6> <6> <6> VGEN2_1V5 VGEN3_2V8 <6> <22> <22> <22> <22> PWM4_OUT CABC_EN LVDS_BL_5V0 LVDS_CLK_N LVDS_CLK_P LVDS_DATA2_N LVDS_DATA2_P LVDS_DATA1_N LVDS_DATA1_P LVDS_DATA0_N LVDS_DATA0_P LVDS_DATA3_N LVDS_DATA3_P <6> CAP_TCH_INT_B LVDS_I2C_SCL_TCH LVDS_I2C_SDA_TCH <7> <7> <7> <7> <7> <7> <7> <7> <7> <7> LVDS_I2C_SCL_EDID LVDS_I2C_SDA_EDID <6> <6> R185 0 1 L35 4 1 L7 4 1 L8 4 1 L9 4 1 L10 4 DNP 2 90OHM 3 2 90OHM 3 2 90OHM 3 2 90OHM 3 2 90OHM 3 BL_BRIGHTNESS <4,6> DNP R337 10K NVCC_3V1 330 PERI_PWR_EN R353 470 Ohm IND0603_CC L39 GND PSU_5V0 C80 4.7uF 16V 0603_CC LVDS_VLED 100K R437 R435 100K C320 0.1uF 25V 0402_cc Layout: Route 100 ohm DIFF GND R182 10K 470 Ohm IND0603_CC L38 LVDS PERI_3V3 LVDS_VDD 2 Q14 GND 3 Q15 MMBT3904T R436 10K IRLML6401 TP78 LVDS_CLKIN_N LVDS_CLKIN_P LVDS_TX2_N LVDS_TX2_P LVDS_TX1_N LVDS_TX1_P LVDS_TX0_N LVDS_TX0_P 1 C349 1uF 16V 0402_cc GND C319 0.1uF 25V 0402_cc LVDS_TX3_N LVDS_TX3_P C79 4.7uF 10V CC0603_OV GND CON 30 J12 LVDS_BL_5V0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 S2 S1 GND One of these two peripherals MUST BE REMOVED when a developer wishes to use the other. The camera connector (J13) and the LCD Expansion connector (J11) share the same signals and CANNOT be used at the same time. Note: Remove R88 and R89 when populate eMMC (U4) 51EXP_CSI_VSYNC 51EXP_CSI_HSYNC 51EXP_CSI_PIXCLK 51EXP_CSI_MCLK 51EXP_CSI_D9 51EXP_CSI_D8 51EXP_CSI_D7 51EXP_CSI_D6 51EXP_CSI_D5 51EXP_CSI_D4 51EXP_CSI_D3 51EXP_CSI_D2 51EXP_CSI_D1 51EXP_CSI_D0 SPDIF_OUT VIDEO_R_CR VIDEO_B_CB VIDEO_G_Y PSU_5V0 Camera Expansion Connector HDMI_INT LCD_CSI_SDA LCD_CSI_SCL LCD1_CLK <7,13,21> <7,13,21> <7,13,21> <13,22> <13,22> R66 GND Note: Pin#33 is NC on MCIMX28LCD LCD_CSI_SDA LCD_CSI_SCL VGEN3_2V8 <6> <13,22> <13,22> <7> <13,22> <13,22> PSU_5V0 MEM_3V1 R241 75 1 3 Freescale Semiconductor, Inc. 2 LCD Expansion Port Schematics Figure 14. Schematic Part 12 AN5161 Application Note Rev. 1.0 7/2015 17 <6> CAN1_2_STBY R188 10K CAN_VIO_3V1 STB RXD TXD U15 1 4 8 CAN2_RX CAN1_2_STBY STB RXD TXD U17 C93 0.1uF 25V 0402_cc CAN2_TX GND C348 1uF 16V 0402_cc PSU_5V0 4 CAN1_RX 8 1 GND GND C87 0.1uF 25V 0402_cc CAN1_TX GND C347 1uF 16V 0402_cc 3 GND 6 7 C86 1uF 16V 0402_cc R205 7 6 MC34901WEF CANL CANH GND C92 1uF 16V 0402_cc MC34901WEF CANL CAN_VIO_3V1 GND 5 CANH GND CAN_VIO_3V1 VDD GND 2 VIO 5 VIO 3 VDD GND 2 CAN2L CAN2H CAN1L R447 NVCC_3V1 CAN1H 0 3 R450 R448 1 3 R451 1 DNP DNP 4 2 4 2 0 L41 100 uH 0 0 L40 100 uH 0 R126 R125 R121 R120 DNP C97 0.01UF 50V 0402_CC 62 62 DNP C89 0.01UF 50V 0402_CC 62 62 CAN GND C95 56PF 50V 0402_cc GND C90 56PF 50V 0402_cc C96 GND 56PF 50V 0402_cc C91 GND 56PF 50V 0402_cc CGND 15 19 14 18 13 17 12 16 11 CGND QSPI1B_DQS QSPI1B_SS1_B QSPI1A_DQS QSPI1A_SS1_B 0 0 0 0 R355 R356 R357 R358 CAN1_TX CAN2_RX CAN2_TX CAN1_RX These four signals are routed to SPI EEPROM also. For CAN test, the 0-ohm jumpers on SPI EEPROM side are required to be removed. <6,10> <6,10> <6,10> <6,10> P2A DDB9_M P2B DDB9_M LOWER PORT 5 9 4 8 3 7 2 6 1 UPPER PORT 10 22 20 18 21 PSU_5V0 Schematics Figure 15. Schematic Part 13 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. <7,15> <7,15> ENET_MDC ENET_MDIO TP104 ENET_PHY_CLK2 ENET_INT R141 RGMII2_TXD0 RGMII2_TXD1 RGMII2_TXD2 RGMII2_TXD3 RGMII2_TXEN RGMII2_RXCLK RGMII2_RXD0 RGMII2_RXD1 RGMII2_RXD2 RGMII2_RXD3 RGMII2_RXDV <7> <7> <7> <7> <7> <7> <7> <7> <7> <7> <7> 0 TP102 ENET2_WOL_INT GND DNP C138 33PF 50VDC 0402_cc 2 1 TP132 25MHz X2 DNP TP133 3 4 R146 GND DNP C139 33PF 50VDC 0402_cc GND R154 2.37K 1% 7 PHY2_XTLI 9 6 1 48 25 40 5 22 2 41 43 42 46 45 32 31 30 28 27 33 34 36 37 38 39 35 C114 0.1uF 25V 0402_cc AR8031 RBIAS XTLI XTLO MDC MDIO CLK_25M WOL_INT INT PPS RST SD SOP SON SIP SIN RX_DV RXD0 RXD1 RXD2 RXD3 RX_CLK TX_EN TXD0 TXD1 TXD2 TXD3 GTX_CLK U19 GND C117 0.1uF 25V 0402_cc PHY2_RBIAS TP10 4.7K GND GND C113 1.0UF 10V 0402_cc 2 1 GND B1 B2 8 5 7 6 3 PHY2_2V5 R369 GND GND LED_ACT LED_LINK1000 LED_LINK10_100 TRXP0 TRXN0 TRXP1 TRXN1 TRXP2 TRXN2 TRXP3 TRXN3 AVDDL1 AVDDL2 AVDDL3 AVDDL4 DVDDL PHY2_LX 1 GND C115 1.0UF 10V 0402_cc 0 DNP GND GND C124 0.1uF 25V 0402_cc GND 1 2 C125 0.1uF 25V 0402_cc 120OHM L19 PHY2_DVDDL C119 0.1uF 25V 0402_cc GND C126 0.1uF 25V 0402_cc <7> <7> <7,15> RGMII2_LED_10_100 RGMII2_LED_1000 RGMII2_LED_ACT 26 24 23 C135 470PF DNP C136 470PF DNP GND 470pF are for LED EMI Filter Reserved C137 470PF DNP TP9 R144 R165 RGMII2_LED_10_100 RGMII2_LED_1000 R163 DNP C134 0.1uF 25V 0402_cc RGMII2_LED_ACT DNP C133 0.1uF 25V 0402_cc 270 270 270 0 GND GND ENET_MDC A 33 34 31 32 1 2 9 8 10 4 3 5 12 11 DNP C GND 0 R130 CGND LED2_YC LED2_YA GREEN TRP4- TRP3TRP4+ RJ 8 TRP3+ RJ 7 RJ 5 TRP2RJ 4 TRP2+ RJ 6 TRP1- RJ 2 RJ 3 TRP1+ Upper Por t GND DNP C131 33PF 50VDC 0402_cc GND AR8031 RBIAS XTLI XTLO MDC MDIO CLK_25M WOL_INT INT PPS RST SD SOP SON SIP SIN RX_DV RXD0 RXD1 RXD2 RXD3 RX_CLK TX_EN TXD0 TXD1 TXD2 TXD3 GTX_CLK PHY1_2V5 R368 DVDDL C110 0.1uF 25V 0402_cc GND 1 2 C111 0.1uF 25V 0402_cc 120OHM L16 PHY1_DVDDL C106 0.1uF 25V 0402_cc GND RGMII1_LED_1000 RGMII1_LED_ACT 23 DNP C127 470PF DNP C128 470PF GND 470pF are for LED EMI Filter Reserved PHYADDRESS1 0:1.1V, 1:1.2V ANA_MOD Select the core voltage level: 0: INT ; 1:GPIO SEL_GPIO_INT Pin 5 mode: MODE[0] MODE[2] MODE[3] RGMII2_LED_ACT RGMII2_LED_1000 RGMII2_RXDV R171 R170 R169 R166 RGMII2_RXCLK R162 R161 R160 R159 10K 0402_CC R164 DNP R158 10K 0402_CC RGMII2_RXD3 RGMII2_RXD2 RGMII2_RXD1 RGMII2_RXD0 0:1.1V, 1:1.2V ANA_MOD Select the core voltage level: 0: INT ; 1:GPIO SEL_GPIO_INT Pin 5 mode: MODE[0] MODE[2] MODE[3] MODE[1] PHYADDRESS1 PHYADDRESS0 ENET2_VDDIO_REG (Default assemble: 0000) 0000 10Base-T/100Base-T/1000Base-T, RGMII PHYADDRESS0 DNP C129 470PF TP7 RGMII1_LED_1000 RGMII1_LED_10_100 RGMII1_LED_ACT DNP C121 0.1uF 25V 0402_cc R133 R363 R362 DNP C122 0.1uF 25V 0402_cc 270 270 270 GND A 10K 10K 10K 10K 10K 10K GND DNP R168 10K 0402_CC PHY2_2V5 DNP R167 10K 0402_CC R157 R156 RGMII1_LED_ACT R155 RGMII1_LED_1000 R151 R149 RGMII1_RXDV RGMII1_RXCLK RGMII1_RXD3 10K DNP 10K R147 R148 R145 RGMII1_RXD2 RGMII1_RXD1 DNP R143 10K 0402_CC RGMII1_RXD0 R142 10K 0402_CC ENET1_VDDIO_REG 29 30 27 28 20 19 25 26 24 17 18 16 22 23 21 14 15 10K 10K 10K 10K 10K 10K 10K GND LED2_YC LED2_YA GREEN TRP4- TRP3TRP4+ RJ 8 TRP3+ TRP2- RJ 5 RJ 7 RJ 4 TRP2+ RJ 6 C CGND i s a smal l i sol at ed GND pl ane whi ch shoul d ext end under RJ45 connect or CGND DNP R153 10K 0402_CC PHY1_2V5 DNP R152 10K 0402_CC GND TRP1- TRP1+ Lower Por t RJ 2 RJ 1 RJ 3 RJ45 13X2PORTS LED2_GC LED2_GA LED1_C LED1_A GND1 TRD4TRCT4 TRD4+ TRD3TRCT3 TRD3+ TRD2TRCT2 TRD2+ TRD1TRCT1 TRD1+ P3A LED_ORANGE D11 GND 10K DNP Pl ace LED D11 near RJ - 45 connect or . Or ange LED i ndi cat es Gbi t speed. GND DNP C120 0.1uF 25V 0402_cc PHY1 Power-on Strapping Pins RGMII1_LED_10_100 26 24 MODE[1] C112 0.1uF 25V 0402_cc Layout : 100 ohm di f f er ent i al pai r s GND GND RGMII1_TRXP0 RGMII1_TRXN0 RGMII1_TRXP1 RGMII1_TRXN1 RGMII1_TRXP2 RGMII1_TRXN2 RGMII1_TRXP3 RGMII1_TRXN3 GND C109 0.1uF 25V 0402_cc PHY1_AVDDL GND C105 10uF 10v 0603_CC 1.1V 11 12 14 15 17 18 20 21 8 44 13 19 47 2 MODE[3:0] LED_ACT LED_LINK1000 LED_LINK10_100 TRXP0 TRXN0 TRXP1 TRXN1 TRXP2 TRXN2 TRXP3 TRXN3 AVDDL1 AVDDL2 AVDDL3 AVDDL4 4.7UH Popul at e R368 i f 2. 5V RGMI I I / O i s r equi r ed. To Pr ocessor I / O suppl y PHY2 Power-on Strapping Pins GND GND PHY1_LX 1 L15 NVCC_RGMII1 C102 1.0UF 10V 0402_cc 0 DNP 470 Ohm IND0603_CC L36 (Default assemble: 0000) 0000 10Base-T/100Base-T/1000Base-T, RGMII MODE[3:0] R136 2.37K 1% 9 7 PHY1_XTLI 1 48 25 40 5 22 2 41 43 42 46 45 32 31 30 28 27 33 34 36 37 38 39 35 GND C99 0.1uF 25V 0402_cc C101 0.1uF 25V 0402_cc U18 GND C104 0.1uF 25V 0402_cc 6 PHY1_RBIAS TP8 4.7K GND GND C100 1.0UF 10V 0402_cc ENET1_AVDD33 GND C98 1.0UF 10V 0402_cc ENET1_VDDIO_REG PHY1_XTLO 0 DNP RJ 1 3 4 R134 R251 RJ45 13X2PORTS LED4_GC LED4_GA LED3_C LED3_A GND2 TRD4TRCT4 TRD4+ TRD3TRCT3 TRD3+ TRD2TRCT2 TRD2+ TP137 GND C103 10uF 10v 0603_CC 470 Ohm IND0603_CC L14 PHY1_DVDDL TP136 ENET_3V3 TRD1TRCT1 TRD1+ P3B 25MHz X1 13 7 6 2 1 LED_ORANGE D12 GND DNP C130 33PF 50VDC 0402_cc ENET1_REF_CLK_IN DNP R129 10K 0402_CC Pl ace LED D12 near RJ - 45 connect or . Or ange LED i ndi cat es Gbi t speed. GND DNP C132 0.1uF 25V 0402_cc <7,15> <7> R127 R150 1.5K ENET_3V3 RGMII1_RXDV <7> ENET_3V3 RGMII1_RXD0 RGMII1_RXD1 RGMII1_RXD2 RGMII1_RXD3 RGMII1_RXCLK <7> <7> <7> <7> <7> RGMII1_TXEN RGMII1_TXD0 RGMII1_TXD1 RGMII1_TXD2 RGMII1_TXD3 <7> <7> <7> <7> <7> RGMII1_TXCLK <7> ENET1_WOL_INT DNP R128 10K 0402_CC TP103 GND ENET_PHY_CLK1 R131 10K 0402_CC ENET_3V3 ENET_MDIO ENET_INT ENET_RST_B Layout : 100 ohm di f f er ent i al pai r s C123 0.1uF 25V 0402_cc PHY2_AVDDL GND GND C118 10uF 10v 0603_CC 1.1V RGMII2_TRXP0 RGMII2_TRXN0 RGMII2_TRXP1 RGMII2_TRXN1 RGMII2_TRXP2 RGMII2_TRXN2 RGMII2_TRXP3 RGMII2_TRXN3 2 Popul at e R369 i f 2. 5V RGMI I I / O i s r equi r ed. To Pr ocessor I / O suppl y 11 12 14 15 17 18 20 21 8 44 13 19 47 4.7UH L18 NVCC_RGMII2 ENET_PHY_CLK1 ENET_PHY_CLK2 GND C285 0.1uF 25V 0402_cc VGEN1_1V2 ENET_3V3 470 Ohm IND0603_CC L37 NLSV2T244MUTAG OE A1 A2 VCCA VCCB U20 R361 1K DNP C321 0.1uF 25V 0402_cc C108 0.1uF 25V 0402_cc 4 2 3 1 GND ENET2_AVDD33 GND C107 1.0UF 10V 0402_cc ENET2_VDDIO_REG PHY2_XTLO 0 DNP 0 R139 PHY2_DVDDL R252 ENET_RST_B ENET2_REF_CLK_IN DNP R138 10K 0402_CC ENET_3V3 RGMII2_TXCLK <7> GND C116 10uF 10v 0603_CC 470 Ohm IND0603_CC L17 GND ENET_PWR_EN_B C286 0.1uF 25V 0402_cc PERI_3V3 ENET_PWR_EN_B ENET_REF_CLK_25M ENET_3V3 <7> <7> R360 10K 0402_CC 4 VDD33 16 AVDD33 3 LX 10 VDDH_REG 29 VDDIO_REG 4 VDD33 16 AVDD33 3 LX 10 VDDH_REG 29 VDDIO_REG Q8 IRLML6401 GND 49 CHASSIS_GND3 CHASSIS_GND4 S3 S4 GND 49 CHASSIS_GND1 CHASSIS_GND2 Freescale Semiconductor, Inc. S1 S2 PERI_3V3 Schematics Figure 16. Schematic Part 14 AN5161 Application Note Rev. 1.0 7/2015 19 DNP GND1 GND 25MHz GND2 Y4 PCIE_CLK_GEN_SCL PCIE_CLK_GEN_SDA 4 1 3 2 DNP C373 1.0UF 10V 0402_CC GND 12 0 23 19 22 DNP R458 0 DNP DNP R456 8 9 1 2 R457 0 GND DNP C372 0.01uF 25V 0402_CC PCIE_PWR_EN DNP C367 18pF 50V CC0402_25 2 SS_EN_TRI OE1 OE0 CKPWRGD_PD SCLK_3.3 SDATA_3.3 X1_25 X2 U40 DNP DNP C378 0.01uF 25V 0402_CC GND GND SADR/REF1.8 C377 TP141 18 4 R455 DNP DNP GND 0402_cc 0402_cc R454 C368 17 13 14 DNP C370 0.01uF 25V 0402_CC 9FGV0241AKLF DIF1 DIF1 DIF0 DIF0 DNP C379 0.01uF 25V 0402_CC 0.1uF 0.1uF 0 0 25V DNP PCIE_RX_N PCIE_RX_P PCIE_TX_N PCIE_TX_P <7> <7> <7> CLK1_P <6> <7> CLK1_N <6> PCIE_WAKE_B TP79 TP80 CLK1_N CLK1_P PCIE_CREFCLKM PCIE_CREFCLKP VGEN4_1V8 0402_cc C152 0 R173 0.1uF 0.1uF 0 R172 0402_cc C151 0402_cc 0402_cc C150 C149 25V 25V 0.1uF 0.1uF 25V 25V PCIE_CRXM <7> PCIE_CTXP PCIE_CTXM PCIE_CRXP Layout Note: i) Place termination resistors, R179, R180, R442 & R443, as close to the mPCIe connector as possible. ii) Place C149, C150, C151 and C152 close to mPCIe connector. iii) Place R454, R455 close to C149 and C150. iv) Place C368, C377 close to C149 and C150. Layout: Route 85 ohm DIFF for PCIE_TX/RX Layout: Route 100 ohm DIFF for CLK1_P/N <6> 2 25V DNP 120OHM DNP C371 1.0UF 10V 0402_CC 1 DNP L43 When U40 is populated i) Remove R442, R443, R179, R180, C149, C150, and use U40 to output PCIe refclk to i.MX6SX and mPCIe connector. ii) Mount R459-R462 on i.MX6SX side for termination. <22> <22> DNP C366 18pF 50V CC0402_25 120OHM 1 DNP L42 16 VDDA1.8 VGEN4_1V8 VDDDIG1.8 DNP C375 0.01uF 25V 0402_CC GND_1 GND_2 10 21 GNDDIG 3 VDDXTAL1.8 VGEN4_1V8 11 20 VDD1.8_1 VDD1.8_2 6 7 GNDREF 5 GNDA 15 GNDXTAL 24 EPAD 25 TP143 TP142 PCIE_PWR_EN R442 470 MPCIE_3V3 GND R443 470 R179 56 GND DNP C141 100uF 10V 1206_CC GND DNP C323 1000pF 50V 0402_cc R180 56 PCIE_CREFCLKM PCIE_CREFCLKP DNP C140 100uF 10V 1206_CC R186 10K GND GND TP62 C322 0.1uF 25V 0402_cc 1 7 4 5 GND TP16 TP17 TP18 TP19 TP14 TP15 TP31 TP32 TP33 TP34 TP29 TP30 TP28 TP26 TP27 GND C142 4.7uF 10V CC0603_OV NC_1 SS PG EN TP12 TP13 TP11 GND GND GND PSU_5V0 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 GND C144 100uF 10V 1206_CC GND 3.3V_1 GND7 1.5V_1 UIM_PWR UIM_DATA UIM_CLK UIM_RESET UIM_VPP GND CON 2X26 MINI PCI EXPRESS 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 2 4 6 8 10 12 14 16 GND R187 47K 1% GND Rb Ra R184 220K 1% C337 0.1uF 25V 0402_cc 2 GND MPCIE_3V3 4.7uH L21 C145 100uF 10V 1206_CC 1 C153 47uF 10V 0805_CC Reserved/UIM_C8 GND8 Reserved/UIM_C4 W_DISABLE# PERST# GND3 PERn0 +3.3Vaux GND9 PERp0 GND4 1.5V_2 GND5 SMB_CLK PETn0 SMB_DATA PETp0 GND10 GND6 USB_DUSB_D+ Reserved3 Reserved4 GND11 LED_WWAN# Reserved5 Reserved6 LED_WLAN# Reserved7 LED_WPAN# Reserved8 1.5V_3 Reserved9 GND12 Reserved10 3.3V_2 WAKE# Reserved1 Reserved2 CLKREQ# GND1 REFCLKREFCLK+ GND2 J15 C143 0.1uF 25V 0402_cc 1 3 5 7 9 11 13 15 6 2 3 NCP1593AMNTWG FB LX1 LX2 U30 C155 0.1uF 25V 0402_cc Place C155 close to VCCA pin (#8) Step-down DCDC for mPCIe +3.3V 8 VCCA C376 1.0UF 10V 0402_CC VCCP1 VCCP2 9 10 EPAD 11 Note: All components in this block are needed to be populated for PCIe GEN2 clock jitter test. GND LED_WWAN_B LED_WLAN_B LED_WPAN_B PCIE_USB_DM PCIE_USB_DP PCIE_UIM_PWR PCIE_UIM_DATA PCIE_UIM_CLK PCIE_UIM_RST PCIE_UIM_VPP GND 3 2 90OHM L20 MPCIE_3V3 C148 0.1uF 25V 0402_cc MPCIE_1V5 C147 4.7uF 10V CC0603_OV C154 4.7uF 10V 0603_CC SOLDER SHORT SH8 4 1 GND GND R178 R177 R420 10K J22 HDR 1X2 DNP 1 2 R428 10K MPCIE_3V3 C146 100uF 10V 1206_CC Vo = 0.6V x (1+Ra/Rb) Max output current from NCP1593A is 3A 1 PCIE_UIM_PWR 0 DNP 0 DNP 2 PCIE_UIM_RST I/O VPP GND <7> USB_HOST_DP PCIE_I2C_SCL PCIE_I2C_SDA USB_HOST_DN PCIE_RST_B <6> CON 6 SIM CARD VCC RESET CLK J14 PCIE_DIS_B 3 PCIE_UIM_CLK 6 5 <6,11> <22> <22> <6,11> 4 GND R174 470 D13 LED_ORANGE PCIE_UIM_VPP PCIE_UIM_DATA MPCIE_3V3 VGEN2_1V5 R175 470 D14 LED_GREEN SOLDER SHORT SH9 R176 470 D15 LED_YELLOW MPCIE_1V5 GND TP91 TP90 Max output current from VGEN2_1V5 is 250mA A C LD_WWAN_B A C LD_WLAN_B A C 20 LD_WPAN_B Mini-PCIE Schematics Figure 17. Schematic Part 15 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. UART1_RXD UART2_RXD UART1_TXD TP23 <6> UART2_TXD TP24 Debug UART for M4 <6> <6> TP21 Debug UART for A9 <6> R202 R201 0 0 DEBUG_5V 0 0 DEBUG_5V R198 10K 0402_CC NVCC_3V1 R197 R193 3 1 3 1 Grn Red 4 2 Grn Red 4 2 LED_RED-GRN D17 LED_RED-GRN D16 R210 R211 5 7 2 1 5 7 2 1 2Y 1Y GND U24 R213 R212 2A 2OE 1A 470 470 DEBUG1_RX_LED 2Y 1Y 3 6 GND GND 470 470 DEBUG2_TX_LED DEBUG2_RX_LED DEBUG_UART2_EN UART2_RX233 C164 0.1uF 25V 0402_cc UART2_TX232 UART1_RX232 UART1_TX232 DEBUG1_TX_LED GND SN74LVC2G126 4 VCC 8 NVCC_3V1 1OE 6 3 GND SN74LVC2G126 4 VCC 8 DEBUG_UART1_EN 2A 2OE 1A 1OE U23 GND TP59 R190 10K 0402_CC 41 30 29 28 27 26 40 39 38 37 36 35 33 32 15 13 12 11 10 24 23 22 21 20 19 17 16 R191 10K 0402_CC GND C157 0.1uF 25V 0402_cc FT2232D PWREN# BCBUS0 BCBUS1 BCBUS2 BCBUS3 SI/WUB BDBUS0 BDBUS1 BDBUS2 BDBUS3 BDBUS4 BDBUS5 BDBUS6 BDBUS7 ACBUS0 ACBUS1 ACBUS2 ACBUS3 SI/WUA ADBUS0 ADBUS1 ADBUS2 ADBUS3 ADBUS4 ADBUS5 ADBUS6 ADBUS7 C156 0.1uF 25V 0402_cc 31 VCCIOB R192 10K 0402_CC 14 VCCIOA DEBUG_5V 3 GND VCC1 U22 <6> TEST EECS EESK EEDATA GND 47 48 1 2 44 43 4 5 7 8 6 GND R326 GND C158 0.1uF 25V 0402_cc 1 X3 C160 0.1uF 25V 0402_cc JTAG_MOD GND R218 1K DNP R217 10K NVCC_3V1 POR_B JTAG_TDO JTAG_nSRST <6> <4,6,9,20,21> JTAG_TRST_B JTAG_TDI JTAG_TMS JTAG_TCK GND 3 6 MHZ 1.0M <6> <6> <6> <6> JTAG XTOUT XTIN RESET# RSTOUT# USBDP USBDM 3V3OUT 470 RC0603_OV R189 NVCC_3V1 R444 0 R203 10K 0402_CC R199 10K 0402_CC DEBUG_5V R204 10K 0402_CC R194 1.5K R206 10K 0402_CC GND R207 10K 0402_CC L22 2 R196 R195 JTAG_RTCK R216 10K 0402_CC JTAG_DE JTAG_DACK 1 3 5 7 9 11 13 15 17 19 20 20 DEBUG_USB_5V JTAG_VREF R209 100 R214 R215 10K 10K 0402_CC 0402_CC R208 10K 0402_CC Layout note: 90ohm diff pairs DEBUG_USB_DP DEBUG_USB_DM GND 1 C161 120OHM 0603_CC 4.7uF 16V 0603_CC DEBUG_5V S1 S3 DEBUG_SHL_GND TST-110-05-T-D-RA 2 4 6 8 10 12 14 16 18 20 5V 1 J17 D- 2 JTAG_PWR GND G ID D+ 3 J16 MICRO USB AB 5 4 C159 0.1uF 25V 0402_cc 46 AVCC TP20 NVCC_3V1 42 VCC2 GND4 GND3 GND2 GND1 34 25 18 9 AGND 45 Freescale Semiconductor, Inc. 2 5 Debug UART to USB Converter S2 S4 R325 0 Schematics Figure 18. Schematic Part 16 AN5161 Application Note Rev. 1.0 7/2015 21 GND <22> <22> C171 0.1uF 25V 0402_cc GND ALS_SDA ALS_SCL C172 0.1uF 25V 0402_cc GND EP U25 VDD GND REXT ISL29023 SDA SCL INT 1 2 3 GND 3 COMP_NC DNP R226 0 1 4 COMP_CAPA COMP_CAPR NC GND CAP_A CAP_R U27 GND 9 7 6 MAG3110 INT1 SCL SDA COMP_3V3 R224 0 COMP_INT C170 0.1uF 25V 0402_cc SEN_3V1 Digital eCompass ALS_INT_B R223 10K 7 6 5 4 COMP_SCL COMP_SDA GND ALS_REXT ALS_3V3 <22> <22> GND GND C168 0.1uF 25V 0402_cc R219 0 GND 3 2 COMP_INT (Active High) 1 ALS_INT_B (Active Low) R221 499.0K 1% SEN_3V1 NC7SP126 GND U39 VCC 4 5 R225 SEN_3V1 GND R222 10K DNP R220 10K GND C169 0.1uF 25V 0402_cc ACCL_BYP ACCL_A0 4 6 BYP SA0 SCL SDA MMA8451Q 2 7 U26 3-AXIS ACC NC3 NC8 NC13 NC15 NC16 INT1 INT2 GND 3 8 13 15 16 11 9 C165 0.1uF 25V 0402_cc ACC_3V3 <6> ADC1_IN0 ADC1_IN2 ADC2_IN0 ADC2_IN2 <6> <6> <6> <6> (Active High) ALS_COMP_INT DNP C338 1000pF 50V 0402_CC GND R111 R112 GND DNP C166 0.1uF 25V 0402_cc 0 0 GND DNP C339 1000pF 50V 0402_CC DNP C340 1000pF 50V 0402_CC AGND AGND DNP C341 1000pF 50V 0402_CC HDR_2X5 J20 R140 1 3 5 7 9 2 4 6 8 10 0 GND AGND DNP C342 1000pF 50V 0402_CC 2 <6> SEN_3V1 1 ACC_INT 120OHM L23 GND DNP C343 1000pF 50V 0402_CC DNP C344 1000pF 50V 0402_CC DNP C345 1000pF 50V 0402_CC ADC2_IN1 ADC2_IN3 ADC1_IN1 ADC1_IN3 <6> <6> <6> <6> All interrupts are routed to INT2 by default. GND C167 1.0UF 10V 0402_cc 12-bit ADC Connector SW Note: Enable built-in Pull-up for normal operation; Disable built-in Pull-up during DSM. ACC_SCL ACC_SDA SEN_3V1 DNP R250 10K <22> <22> 0 14 Ambient Light Sensor 2 VDD GND1 8 VDDIO GND2 5 GND1 GND2 GND3 5 10 12 VDD 1 VDDIO 22 10 MEM_3V1 Schematics Figure 19. Schematic Part 17 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. BT_WAKEUP BT_PWD_B UART5_TXD UART5_CTS_B UART5_RXD UART5_RTS_B <7> <6> <6> <6> <6> <6> TP113 0 0 330 330 R330 R331 R332 R333 0 R329 R328 R327 DNP DNP 0 0 WOW Input to BT Input to BT Output from BT Output from BT SILEX_BT_PWD_L BT_HOST_WAKE BT_UART_RXD BT_UART_CTS BT_UART_TXD BT_UART_RTS TP61 TP60 SILEX_BT_DISABLE SILEX_BT_WAKEUP BT_WAKEUP is not used in current SW driver. PERI_3V3 GND GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 CON FPC/FFC 20 J19 C284 0.1uF 25V 0402_cc NOTE: Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics. Cable Pin 1 Cable Pin 20 BLUETOOTH CABLE CONNECTOR Schematics Figure 20. Schematic Part 18 AN5161 Application Note Rev. 1.0 7/2015 23 GND KEY_FUNC1 KEY_FUNC2 <7> <7> ON/OFF 4 2 SPST PB 3 1 SW2 On/Off GND 1K 1K R181 R183 DNP C173 0.1uF 25V 0402_cc <6> 2 4 SPST PB 1 2 3 SW5 4 SPST PB FUNC2 1 3 SW4 FUNC1 GND GND Buttons ONOFF RESET 6 WDOG_B See Note (i) below GND 2 4 SPST PB 1 3 SW3 1.0UF 10V 0402_CC C453 RESET button is far away from reset circuit. This RC is used to enhance the EMC susceptibility. GND VSNVS_3V0 R465 1M 470K 330K DNP R468 100K GND DNP C455 33PF 50VDC 0402_cc VSNVS_3V0 GND C454 2.2UF 6.3V 0402_CC MR MRC RSTIN U45 VSNVS_3V0 STM6779YWB6F 3 4 5 See Note (ii) below GND RST 1 R229 R230 DNP 0 0 POR_B 4 4,6,9,17,21 PMIC_PWRON POR Reset This RC adds ~400ms on top of the default delay set in STM6779YWB6F (210ms (typ)). Note: This block is added in Rev.C for two purposes i) Fix the SW reboot issue by togling WDOG_B to issue power reset (ENGR00338067). ii) Delay the PMIC_PWRON >500ms for the 1st-time power-on (VSNVS_3V0 is first applied), to ensure 32.768kHz xtal osc output is stable. RB521S30T1G D18 GND C174 1000pF 50V 0402_CC A R470 R469 R82 100 C A RB521S30T1G D19 6 VCC1 VSS 24 2 C Schematics Figure 21. Schematic Part 19 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. GND DNP 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K 33K R275 R277 R279 R281 R283 R285 R287 R289 R291 R293 R295 R297 R299 R301 R303 R305 33K 33K 33K 33K 0 0 R235 POR_B R236 R267 R269 R271 R273 R259 R261 R263 R265 NVCC_3V1 <4,6,9,17,20> SW10 SW DIP-8 VCC_BOOTSTRAP 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 GND 1 2 3 4 U38 VCC 2G 1Y 2A GND C331 1.0UF 10V 0402_CC R237 0 19 17 15 13 11 1 2 4 6 8 19 17 15 13 11 1 2 4 6 8 19 17 15 13 11 1 2 4 6 8 R238 0 GND 2Y0 2Y1 2Y2 2Y3 1Y0 1Y1 1Y2 1Y3 VCC GND 2Y0 2Y1 2Y2 2Y3 1Y0 1Y1 1Y2 1Y3 VCC GND 2Y0 2Y1 2Y2 2Y3 1Y0 1Y1 1Y2 1Y3 VCC 74LVC244APW 2OE 2A0 2A1 2A2 2A3 1OE 1A0 1A1 1A2 1A3 U37 74LVC244APW 2OE 2A0 2A1 2A2 2A3 1OE 1A0 1A1 1A2 1A3 U36 74LVC244APW 2OE 2A0 2A1 2A2 2A3 1OE 1A0 1A1 1A2 1A3 U35 GND GND 10 3 5 7 9 18 16 14 12 20 10 3 5 7 9 18 16 14 12 20 10 3 5 7 9 18 16 14 12 20 C332 0.1uF 25V 0402_cc NVCC_3V1 DNP GND GND GND NVCC_3V1 NVCC_3V1 NVCC_3V1 C333 0.1uF 25V 0402_cc R300 R302 R304 R306 R292 R294 R296 R298 R284 R286 R288 R290 R276 R278 R280 R282 R268 R270 R272 R274 R260 R262 R264 R266 C334 0.1uF 25V 0402_cc 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K LCD1_DATA20 LCD1_DATA21 LCD1_DATA22 LCD1_DATA23 LCD1_DATA16 LCD1_DATA17 LCD1_DATA18 LCD1_DATA19 LCD1_DATA12 LCD1_DATA13 LCD1_DATA14 LCD1_DATA15 LCD1_DATA8 LCD1_DATA9 LCD1_DATA10 LCD1_DATA11 LCD1_DATA4 LCD1_DATA5 LCD1_DATA6 LCD1_DATA7 LCD1_DATA0 LCD1_DATA1 LCD1_DATA2 LCD1_DATA3 Note: i) SW10 settings are all "0". ii) BT_CFG1 must be "1" for SD3 operation on SDB, as it has a power switch control for VCC_SD3. BT_CFG28 BT_CFG29 BT_CFG30 BT_CFG31 BT_CFG24 BT_CFG25 BT_CFG26 BT_CFG27 BT_CFG12 BT_CFG13 BT_CFG14 BT_CFG15 BT_CFG8 BT_CFG9 BT_CFG10 BT_CFG11 BT_CFG4 BT_CFG5 BT_CFG6 BT_CFG7 BT_CFG0 BT_CFG1 BT_CFG2 BT_CFG3 SW12 SW DIP-8 GND R232 47K NVCC_3V1 16 15 14 13 12 11 10 9 BOOT MODE SW11 SW DIP-8 8 7 6 5 C175 0.1uF 25V 0402_cc NVCC_3V1 SN74LVC2G125 1G 1A 2Y GND 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 Freescale Semiconductor, Inc. 1 2 3 4 5 6 7 8 <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> <7,13> GND R366 1K DNP R364 10K VSNVS_3V0 R233 1K VSNVS_3V0 R234 1K DNP R367 10K R365 1K 1 2 4 3 SW_DIP-2/SM S1 TEST_MODE SNVS_TAMPER BOOT_MODE0 BOOT_MODE1 <6> <6> <6> <6> SW Design Note: LCD_DATA lines should be set at Input with Keeper enable during Deep Sleep Mode. Note: i.MX6SX reads values approximately 300uS to 1mS after reset released. Buffers are active while unit is in reset and 1ms-10ms after reset is released. Schematics Figure 22. Schematic Part 20 AN5161 Application Note Rev. 1.0 7/2015 25 26 R394 2.2K NVCC_3V1 0 0 R395 0 R393 R396 0 R392 Due to board loadings this resistor was reduced. Validate your design, with the largest allowable resistor to reduce current consumption. GND NOTE : GND GND H3 .635" LONG GND H4 .635" LONG <6> <6> I2C2_SDA I2C2_SCL I2C2 TP25 TP26 TP27 GND TP28 TP29 TP30 TP31 TP32 Use non-conducting nut/bolts to mount the board on a metallic chasis connected to external GND. Not doing so may cause board damage due to GND potential difference. IMPORTANT H2 .635" LONG H1 .635" LONG <13> <4> <13> <4> LCD_CSI_SDA PMIC_SDA LCD_CSI_SCL PMIC_SCL Note: Pull-up resistor must be sized to meet the signal rise times and also the Vil spec of all the bus components. I2C1_SDA I2C1_SCL Board Mounting Holes for 4-40 Screws <6> <6> R12 2.2K NVCC_3V1 I2C1 R400 2.2K NVCC_3V1 R397 2.2K NVCC_3V1 R424 R401 R423 R398 0 0 0 0 <13> <13> <13> <13> <6> <6> I2C3_SDA I2C3_SCL R406 1K NVCC_3V1 R403 1K NVCC_3V1 0 0 R419 0 R418 R417 0 0 R416 R407 0 0 0 R415 R414 R404 ALS_SDA COMP_SDA ACC_SDA <18> <18> <18> <18> <18> <16> <16> <18> PCIE_I2C_SDA ALS_SCL COMP_SCL ACC_SCL PCIE_I2C_SCL <7> <7> GND R122 C328 10uF DNP 0 CGND GND R123 C329 10uF DNP 0 CGND GND R124 C330 10uF DNP 0 CGND GND R441 C358 10uF I2C4_SDA I2C4_SCL I2C4 CGND is connected to the connectors enclosure or chassis. Resistor and capacitor footprints are arranged for ESD test. System GND and Chassis GND Connections LVDS_I2C_SDA_TCH LVDS_I2C_SDA_EDID LVDS_I2C_SCL_TCH LVDS_I2C_SCL_EDID I2C3 DNP 0 CGND R413 2.2K NVCC_1V8 R409 2.2K NVCC_1V8 R408 R412 R405 R410 DNP DNP 0 0 0 0 <12> <16> <12> PCIE_CLK_GEN_SDA AUD_SDA PCIE_CLK_GEN_SCL AUD_SCL <16> Schematics Figure 23. Schematic Part 21 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. References 8 References Following are URLs where you can obtain information on related Freescale products and application solutions: Freescale.com Support Pages Description URL i.MX 6SX Product Summary Page http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6SX PF3000 Product Summary Page http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PF3000 PF3000 Layout Guidelines Application Note http://www.freescale.com/files/analog/doc/app_note/AN5094.pdf Freescale Community Support Site https://community.freescale.com/docs/DOC-105064 AN5161 Application Note Rev. 1.0 7/2015 Freescale Semiconductor, Inc. 27 Revision History 9 Revision History Revision Date 1.0 7/2015 Description • Initial release AN5161 Application Note Rev. 1.0 7/2015 28 Freescale Semiconductor, Inc. How to Reach Us: Information in this document is provided solely to enable system and software implementers to use Freescale Home Page: freescale.com products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated Web Support: freescale.com/support Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no circuits based on the information in this document. warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2015 Freescale Semiconductor, Inc. Document Number: AN5161 Rev. 1.0 7/2015