IPB60R520CP Data Sheet (274 KB, EN)

IPB60R520CP
CoolMOSTM Power Transistor
Product Summary
Features
V DS @ Tj,max
• Lowest figure-of-merit R ON x Qg
650
0.520 Ω
R DS(on),max @ Tj = 25°C
• Ultra low gate charge
V
Q g,typ
24
nC
• Extreme dv/dt rated
• High peak current capability
• Qualified according to JEDEC1) for target applications
PG-TO263
• Pb-free lead plating; RoHS compliant
CoolMOS CP is designed for:
• Hard switching SMPS topologies
Type
Package
Marking
IPB60R520CP
PG-TO263
6R520P
Maximum ratings, at T j=25 °C, unless otherwise specified
Parameter
Symbol Conditions
Continuous drain current
ID
Value
T C=25 °C
6.8
T C=100 °C
4.3
Pulsed drain current2)
I D,pulse
T C=25 °C
17
Avalanche energy, single pulse
E AS
I D=2.5 A, V DD=50 V
166
Avalanche energy, repetitive t AR2),3)
E AR
I D=2.5 A, V DD=50 V
0.25
Avalanche current, repetitive t AR2),3)
I AR
MOSFET dv /dt ruggedness
dv /dt
Gate source voltage
V GS
Power dissipation
P tot
Operating and storage temperature
T j, T stg
Rev. 2.0
Unit
A
mJ
2.5
A
V DS=0...480 V
50
V/ns
static
±20
V
AC (f >1 Hz)
±30
T C=25 °C
66
W
-55 ... 150
°C
page 1
2008-02-15
IPB60R520CP
Maximum ratings, at T j=25 °C, unless otherwise specified
Parameter
Symbol Conditions
Continuous diode forward current
IS
Diode pulse current 2)
I S,pulse
Reverse diode dv /dt 4)
dv /dt
Parameter
Symbol Conditions
Value
Unit
3.8
T C=25 °C
A
17
15
V/ns
Values
Unit
min.
typ.
max.
-
-
1.9
Thermal characteristics
Thermal resistance, junction - case
Thermal resistance, junction ambient
R thJC
R thJA
leaded
-
-
62
R thJA
SMD version, device
on PCB, minimal
footprint
-
-
62
SMD version, device
on PCB, 6 cm2 cooling
area3)
-
35
-
K/W
Electrical characteristics, at T j=25 °C, unless otherwise specified
Static characteristics
Drain-source breakdown voltage
V (BR)DSS V GS=0 V, I D=250 µA
600
-
-
Gate threshold voltage
V GS(th)
V DS=V GS, I D=250 µA
2.5
3
3.5
Zero gate voltage drain current
I DSS
V DS=600 V, V GS=0 V,
T j=25 °C
-
-
1
V DS=600 V, V GS=0 V,
T j=150 °C
-
10
-
V
µA
Gate-source leakage current
I GSS
V GS=20 V, V DS=0 V
-
-
100
nA
Drain-source on-state resistance
R DS(on)
V GS=10 V, I D=3.8 A,
T j=25 °C
-
0.47
0.52
Ω
V GS=10 V, I D=3.8 A,
T j=150 °C
-
1.3
-
f =1 MHz, open drain
-
1.3
-
Gate resistance
Rev. 2.0
RG
page 2
Ω
2008-02-15
IPB60R520CP
Parameter
Values
Symbol Conditions
Unit
min.
typ.
max.
-
630
-
-
32
-
-
30
-
Dynamic characteristics
Input capacitance
C iss
Output capacitance
C oss
Effective output capacitance, energy
related5)
C o(er)
Effective output capacitance, time
related6)
C o(tr)
-
77
-
Turn-on delay time
t d(on)
-
17
-
Rise time
tr
-
12
-
Turn-off delay time
t d(off)
-
74
-
Fall time
tf
-
16
-
Gate to source charge
Q gs
-
3
-
Gate to drain charge
Q gd
-
11
-
Gate charge total
Qg
-
24
31
Gate plateau voltage
V plateau
-
4.7
-
V
-
0.8
1.2
V
-
230
-
ns
-
2.5
-
µC
-
20
-
A
V GS=0 V, V DS=100 V,
f =1 MHz
pF
V GS=0 V, V DS=0 V
to 480 V
V DD=400 V,
V GS=10 V, I D=3.8 A,
R G=14.7Ω
ns
Gate Charge Characteristics
V DD=480 V, I D=3.8 A,
V GS=0 to 10 V
nC
Reverse Diode
Diode forward voltage
V SD
Reverse recovery time
t rr
Reverse recovery charge
Q rr
Peak reverse recovery current
I rrm
V GS=0 V, I F=3.8 A,
T j=25 °C
V R=400 V, I F=I S,
di F/dt =100 A/µs
1)
J-STD20 and JESD22
2)
Pulse width t p limited by T j,max
3)
Repetitive avalanche causes additional power losses that can be calculated as P AV=E AR*f.
4)
ISD=ID, di/dt≤400A/µs, VDClink=400V, Vpeak<V(BR)DSS, Tj<Tjmax, identical low side and high side switch.
5)
C o(er) is a fixed capacitance that gives the same stored energy as C oss while V DS is rising from 0 to 80% V DSS.
6)
C o(tr) is a fixed capacitance that gives the same charging time as C oss while V DS is rising from 0 to 80% V DSS.
Rev. 2.0
page 3
2008-02-15
IPB60R520CP
1 Power dissipation
2 Safe operating area
P tot=f(T C)
I D=f(V DS); T C=25 °C; D =0
parameter: t p
102
70
limited by on-state
resistance
60
1 µs
50
40
10 µs
100 µs
I D [A]
P tot [W]
10
1
30
1 ms
10
DC
0
20
10 ms
10
10-1
0
0
40
80
120
100
160
101
T C [°C]
102
103
V DS [V]
3 Max. transient thermal impedance
4 Typ. output characteristics
Z thJC=f(t P)
I D=f(V DS); T j=25 °C
parameter: D=t p/T
parameter: V GS
101
25
20 V
10 V
20
Z thJC [K/W]
100
0.5
6V
15
I D [A]
0.2
0.1
0.05
5.5 V
10
0.02
10-1
7V
8V
0.01
5V
single pulse
5
4.5 V
10-2
10-5
0
10-4
10-3
10-2
10-1
Rev. 2.0
0
5
10
15
20
V DS [V]
t p [s]
page 4
2008-02-15
IPB60R520CP
5 Typ. output characteristics
6 Typ. drain-source on-state resistance
I D=f(V DS); T j=150 °C
R DS(on)=f(I D); T j=150 °C
parameter: V GS
parameter: V GS
14
4
6.5 V
20 V
12
10 V
8V
7V
3.6
6V
5.5 V
3.2
10
R DS(on) [Ω]
I D [A]
8
5V
6
2.8
6V
2.4
7V
2
5.5 V
4.5 V
4
20 V
1.6
2
5V
1.2
0
0.8
0
5
10
15
20
25
0
5
10
15
20
I D [A]
V DS [V]
7 Drain-source on-state resistance
8 Typ. transfer characteristics
R DS(on)=f(T j); I D=3.8 A; V GS=10 V
I D=f(V GS); |V DS|>2|I D|R DS(on)max
parameter: T j
1.5
24
C °25
1.3
20
1.1
0.9
I D [A]
R DS(on) [Ω]
16
0.7
12
C °150
typ
98 %
8
0.5
4
0.3
0.1
0
-60
-20
20
60
100
140
180
T j [°C]
Rev. 2.0
0
2
4
6
8
10
V GS [V]
page 5
2008-02-15
IPB60R520CP
9 Typ. gate charge
10 Forward characteristics of reverse diode
V GS=f(Q gate); I D=3.8 A pulsed
I F=f(V SD)
parameter: V DD
parameter: T j
102
10
8
120 V
6
150 °C, 98%
25 °C
150 °C
101
I F [A]
V GS [V]
480 V
4
100
25 °C, 98%
2
10-1
0
0
5
10
15
20
0
25
0.5
1
Q gate [nC]
1.5
2
V SD [V]
11 Avalanche energy
12 Drain-source breakdown voltage
E AS=f(T j); I D=2.5 A; V DD=50 V
V BR(DSS)=f(T j); I D=0.25 mA
700
180
150
660
V BR(DSS) [V]
E AS [mJ]
120
90
620
60
580
30
540
0
20
60
100
140
180
T j [°C]
Rev. 2.0
-60
-20
20
60
100
140
180
T j [°C]
page 6
2008-02-15
IPB60R520CP
13 Typ. capacitances
14 Typ. Coss stored energy
C =f(V DS); V GS=0 V; f =1 MHz
E oss= f(V DS)
5
104
4
10
3
Ciss
E oss [µJ]
C [pF]
3
102
Coss
2
101
1
Crss
100
0
0
100
200
300
400
500
V DS [V]
Rev. 2.0
0
100
200
300
400
500
600
V DS [V]
page 7
2008-02-15
IPB60R520CP
Definition of diode switching characteristics
Rev. 2.0
page 8
2008-02-15
IPB60R520CP
PG-TO263: Outlines
Rev. 2.0
page 9
2008-02-15
IPB60R520CP
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of
conditions or characteristics. With respect to any examples or hints given herein, any typical
values stated herein and/or any information regarding the application of the device,
Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind,
including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please
contact the nearest Infineon Technologies Office
(www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information
on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with
the express written approval of Infineon Technologies, if a failure of such components can
reasonably be expected to cause the failure of that life-support device or system or to affect
the safety or effectiveness of that device or system. Life support devices or systems are
intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user
or other persons may be endangered.
Rev. 2.0
page 10
2008-02-15