NTMFD4901NF Dual N-Channel Power MOSFET with Integrated Schottky 30 V, High Side 18 A / Low Side 30 A, Dual N−Channel SO8FL http://onsemi.com V(BR)DSS RDS(ON) MAX Q1 Top FET 30 V 6.5 mW @ 10 V Features • • • • • Co−Packaged Power Stage Solution to Minimize Board Space Low Side MOSFET with Integrated Schottky Minimized Parasitic Inductances Optimized Devices to Reduce Power Losses These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant ID MAX 18 A 10 mW @ 4.5 V Q2 Bottom FET 30 V 2.35 mW @ 10 V 30 A 3.5 mW @ 4.5 V D1 (2, 3, 4, 9) Applications • DC−DC Converters • System Voltage Rails • Point of Load (1) G1 S1/D2 (10) (8) G2 S2 (5, 6, 7) PIN CONNECTIONS 5 S2 D1 4 D1 3 9 D1 D1 2 6 S2 10 S1/D2 7 S2 8 G2 G1 1 (Bottom View) MARKING DIAGRAM 1 DFN8 CASE 506BX 4901NF AYWZZ 1 4901NF A Y W ZZ = Specific Device Code = Assembly Location = Year = Work Week = Lot Traceability ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet. © Semiconductor Components Industries, LLC, 2014 June, 2014 − Rev. 6 1 Publication Order Number: NTMFD4901NF/D NTMFD4901NF MAXIMUM RATINGS (TJ = 25°C unless otherwise stated) Parameter Drain−to−Source Voltage Q1 Drain−to−Source Voltage Q2 Gate−to−Source Voltage Q1 Gate−to−Source Voltage Q2 Continuous Drain Current RqJA (Note 1) TA = 25°C Q1 Symbol Value Unit VDSS 30 V VGS ±20 V ID 13.5 TA = 85°C TA = 25°C 9.7 Q2 23.4 TA = 85°C TA = 25°C Power Dissipation RqJA (Note 1) 16.9 Q1 PD Q2 Continuous Drain Current RqJA ≤ 10 s (Note 1) TA = 25°C Q1 Steady State ID TA = 25°C TA = 25°C Q1 PD Q1 TA = 25 °C ID TA = 25°C tp = 10 ms Operating Junction and Storage Temperature W 10.3 7.4 Q2 17.9 A 12.9 Q1 PD Q2 Pulsed Drain Current 3.45 3.45 TA = 85°C Power Dissipation RqJA (Note 2) A 21.8 TA = 85°C TA = 25°C 18.2 30.3 Q2 Continuous Drain Current RqJA (Note 2) W 13.1 Q2 TA = 85°C Power Dissipation RqJA ≤ 10 s (Note 1) 1.90 2.07 TA = 85°C TA = 25°C A Q1 W 1.20 IDM 60 TJ, TSTG −55 to +150 °C IS 3.4 A Q2 Q1 1.10 A 100 Q2 Source Current (Body Diode) Q1 Q2 Drain to Source dV/dt Single Pulse Drain−to−Source Avalanche Energy (TJ = 25C, VDD = 50 V, VGS = 10 V, IL = XX Apk, L = 0.1 mH, RG = 25 W) 4.9 dV/dt 6 V/ns 28.8 mJ 24 A Q1 EAS 48 A Q2 EAS 115 TL 260 Lead Temperature for Soldering Purposes (1/8” from case for 10 s) °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Surface−mounted on FR4 board using 1 sq−in pad, 2 oz Cu. 2. Surface−mounted on FR4 board using the minimum recommended pad size of 100 mm2. http://onsemi.com 2 NTMFD4901NF THERMAL RESISTANCE MAXIMUM RATINGS Parameter Junction−to−Ambient – Steady State (Note 3) FET Symbol Value Q1 RqJA 65.9 Q2 Junction−to−Ambient – Steady State (Note 4) 60.5 Q1 RqJA 113.2 Q2 Junction−to−Ambient – (t ≤ 10 s) (Note 3) Unit °C/W 104 Q1 RqJA 36.2 Q2 36.2 3. Surface−mounted on FR4 board using 1 sq−in pad, 2 oz Cu. 4. Surface−mounted on FR4 board using the minimum recommended pad size of 100 mm2. ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise specified) Parameter FET Symbol Test Condition Min Drain−to−Source Breakdown Voltage Q1 V(BR)DSS VGS = 0 V, ID = 250 mA 30 VGS = 0 V, ID = 1 mA 30 Drain−to−Source Breakdown Voltage Temperature Coefficient Q1 Zero Gate Voltage Drain Current Q1 Typ Max Unit OFF CHARACTERISTICS Q2 Q2 V(BR)DSS / TJ IDSS Q2 Gate−to−Source Leakage Current Q1 mV / °C 18 15 VGS = 0 V, VDS = 24 V TJ = 25°C 1 TJ = 125°C 10 TJ = 25°C 500 VGS = 0 V, VDS = 24 V IGSS V VGS = 0 V, VDS = ±20 V ±100 mA nA ±100 Q2 ON CHARACTERISTICS (Note 5) Gate Threshold Voltage Q1 VGS(TH) VGS = VDS, ID = 250 mA Q2 Negative Threshold Temperature Coefficient Q1 Drain−to−Source On Resistance Q1 Q2 VGS(TH) / TJ RDS(on) Q2 Forward Transconductance Q1 gFS 1.2 2.2 1.2 2.2 mV / °C 4.5 4.0 VGS = 10 V ID = 10 A 5.2 6.5 VGS = 4.5 V ID = 10 A 8.0 10 VGS = 10 V ID = 20 A 1.9 2.35 VGS = 4.5 V ID = 20 A 2.8 3.5 VDS = 1.5 V, ID = 10 A Q2 28 45 5. Pulse Test: pulse width ≤ 300 ms, duty cycle ≤ 2%. 6. Switching characteristics are independent of operating junction temperatures. http://onsemi.com 3 V mW S NTMFD4901NF ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise specified) Parameter FET Symbol Test Condition Min Typ Max Unit CHARGES, CAPACITANCES & GATE RESISTANCE Q1 Input Capacitance Q2 1150 CISS 2950 Q1 Output Capacitance Q2 360 COSS VGS = 0 V, f = 1 MHz, VDS = 15 V Q1 Reverse Capacitance Q2 Q2 82 9.7 QG(TOT) 20 Q1 Threshold Gate Charge Q2 1.1 QG(TH) Q2 2.7 VGS = 4.5 V, VDS = 15 V; ID = 10 A Q1 Gate−to−Source Charge QGS Q2 Q2 nC 3.7 QGD 5.3 Q1 Total Gate Charge 3.3 7.3 Q1 Gate−to−Drain Charge pF 105 CRSS Q1 Total Gate Charge 1100 19.1 QG(TOT) VGS = 10 V, VDS = 15 V; ID = 10 A 42.7 nC SWITCHING CHARACTERISTICS (Note 6) Q1 Turn−On Delay Time Q2 9.0 td(ON) 14 Q1 Rise Time 15 tr Q2 VGS = 4.5 V, VDS = 15 V, ID = 10 A, RG = 3.0 W Q1 Turn−Off Delay Time Q2 td(OFF) 14 ns 25 Q1 Fall Time 16 4.0 tf Q2 7.0 SWITCHING CHARACTERISTICS (Note 6) Q1 Turn−On Delay Time Q2 6.0 td(ON) 10 Q1 Rise Time Q2 14 tr VGS = 10 V, VDS = 15 V, ID = 10 A, RG = 3.0 W Q1 Turn−Off Delay Time Q2 td(OFF) Q2 17 32 Q1 Fall Time 15 3.0 tf 5.0 5. Pulse Test: pulse width ≤ 300 ms, duty cycle ≤ 2%. 6. Switching characteristics are independent of operating junction temperatures. http://onsemi.com 4 ns NTMFD4901NF ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise specified) Parameter FET Symbol Test Condition Min Typ Max TJ = 25°C 0.75 1.0 TJ = 125°C 0.62 TJ = 25°C 0.45 TJ = 125°C 0.37 Unit DRAIN−SOURCE DIODE CHARACTERISTICS VGS = 0 V, IS = 3 A Q1 Forward Voltage VSD VGS = 0 V, IS = 2 A Q2 Q1 Reverse Recovery Time Q2 Q2 40 12 ta Q2 21 VGS = 0 V, dIS/dt = 100 A/ms, IS = 3 A Q1 Discharge Time tb Q2 ns 11 19 Q1 Reverse Recovery Charge V 23 tRR Q1 Charge Time 0.70 12 QRR 40 nC PACKAGE PARASITIC VALUES Q1 Source Inductance Q2 0.38 LS 0.65 Q1 Drain Inductance Q2 0.054 LD 0.007 TA = 25°C Q1 Gate Inductance Q2 LG Q2 0.8 RG nH 1.5 1.5 Q1 Gate Resistance nH 0.8 nH W 5. Pulse Test: pulse width ≤ 300 ms, duty cycle ≤ 2%. 6. Switching characteristics are independent of operating junction temperatures. ORDERING INFORMATION Package Shipping† NTMFD4901NFT1G DFN8 (Pb−Free) 1500 / Tape & Reel NTMFD4901NFT3G DFN8 (Pb−Free) 5000 / Tape & Reel Device †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 5 NTMFD4901NF TYPICAL CHARACTERISTICS − Q1 40 50 3.8 V 3.6 V 3.4 V 4.5 V 10 V TJ = 25°C 3.2 V 25 20 15 3.0 V 10 2.8 V 5 0 1 2 3 4 TJ = 125°C 25 20 15 10 TJ = 25°C TJ = −55°C 5 0 1 2 3 4 Figure 1. On−Region Characteristics Figure 2. Transfer Characteristics 0.016 0.014 0.012 0.010 0.008 0.006 0.004 3 4 5 6 7 8 9 10 RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) VGS, GATE−TO−SOURCE VOLTAGE (V) 0.018 0.010 T = 25°C 0.009 0.008 VGS = 4.5 V 0.007 0.006 0.005 VGS = 10 V 0.004 0.003 0 5 10 15 20 25 30 35 40 VGS, GATE−TO−SOURCE VOLTAGE (V) ID, DRAIN CURRENT (A) Figure 3. On−Resistance vs. Gate−to−Source Resistance Figure 4. On−Resistance vs. Drain Current and Gate Voltage 10,000 1.8 1.6 ID = 10 A VGS = 10 V TJ = 150°C IDSS, LEAKAGE (nA) RDS(on), DRAIN−TO−SOURCE RESISTANCE (NORMALIZED) 30 VDS, DRAIN−TO−SOURCE VOLTAGE (V) ID = 10 A TJ = 25°C 2 35 0 0.020 0.002 40 5 VGS = 2.4 V 0 RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) ID, DRAIN CURRENT (A) ID, DRAIN CURRENT (A) 35 30 VDS ≥ 5 V 45 1.4 1.2 1.0 1,000 TJ = 125°C 100 0.8 VGS = 0 V 0.6 −50 10 −25 0 25 50 75 100 125 150 0 5 10 15 20 25 TJ, JUNCTION TEMPERATURE (°C) VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 5. On−Resistance Variation with Temperature Figure 6. Drain−to−Source Leakage Current vs. Voltage http://onsemi.com 6 30 NTMFD4901NF TYPICAL CHARACTERISTICS − Q1 C, CAPACITANCE (pF) 1400 VGS, GATE−TO−SOURCE VOLTAGE (V) 1600 TJ = 25°C VGS = 0 V Ciss 1200 1000 800 Coss 600 400 Crss 200 0 0 5 10 15 20 25 QT 9 8 7 6 5 4 Qgs Qgd 3 2 ID = 10 A TJ = 25°C 1 0 0 30 2 4 6 8 10 12 14 18 16 VDS, DRAIN−TO−SOURCE VOLTAGE (V) Qg, TOTAL GATE CHARGE (nC) Figure 7. Capacitance Variation Figure 8. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge 20 10 1000 VGS = 10 V VDD = 15 V ID = 10 A IS, SOURCE CURRENT (A) 9 td(off) 100 tr 10 td(on) tf VGS = 0 V 8 7 6 5 4 3 TJ = 25°C 2 1 0 0.0 1 1 10 100 0.1 0.3 0.2 0.4 0.5 0.6 0.7 0.8 RG, GATE RESISTANCE (W) VSD, SOURCE−TO−DRAIN VOLTAGE (V) Figure 9. Resistive Switching Time Variation vs. Gate Resistance Figure 10. Diode Forward Voltage vs. Current 1000 ID, DRAIN CURRENT (A) t, TIME (ns) 11 10 100 10 10 ms 1 100 ms 1 ms 10 ms 0 V ≤ VGS ≤ 20 V SINGLE PULSE TA = 25°C Single Pulse 0.1 0.01 0.01 RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT dc 0.1 1 10 VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 11. Maximum Rated Forward Biased Safe Operating Area http://onsemi.com 7 100 0.9 NTMFD4901NF TYPICAL CHARACTERISTICS − Q1 100 Thermal Resistance, RqJA (°C/W) D = 0.5 10 0.2 0.1 0.05 0.02 1 0.01 0.1 SINGLE PULSE 0.01 0.000001 0.00001 0.0001 0.001 0.01 0.1 t, TIME (s) Figure 12. Thermal Response http://onsemi.com 8 1 10 100 1000 NTMFD4901NF TYPICAL CHARACTERISTICS − Q2 50 60 TJ = 25°C 35 VDS ≥ 5 V 3.0 V 4.5 V 10 V 40 ID, DRAIN CURRENT (A) 3.2 V ID, DRAIN CURRENT (A) 3.4 V 45 30 25 2.8 V 20 15 10 5 TJ = 125°C 30 20 TJ = 25°C 10 TJ = −55°C 0 0 1 2 3 4 5 2 2.5 3 Figure 13. On−Region Characteristics Figure 14. Transfer Characteristics ID = 10 A TJ = 25°C 0.015 0.010 0.005 2 1.5 1 VGS, GATE−TO−SOURCE VOLTAGE (V) 0.020 0 0.5 0 VDS, DRAIN−TO−SOURCE VOLTAGE (V) 3 4 5 6 7 8 9 10 RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) 40 VGS = 2.4 V 0 3.5 0.0040 0.0035 0.0030 VGS = 4.5 V 0.0025 0.0020 VGS = 10 V 0.0015 0.0010 0 5 10 15 20 25 30 35 40 45 VGS, GATE−TO−SOURCE VOLTAGE (V) ID, DRAIN CURRENT (A) Figure 15. On−Resistance vs. Gate−to−Source Resistance Figure 16. On−Resistance vs. Drain Current and Gate Voltage ID = 20 A VGS = 10 V TJ = 150°C IDSS, LEAKAGE (A) 1.6 1.4 1.2 1.0 1E−3 TJ = 125°C 1E−4 1E−5 0.8 0.6 −50 50 1E−2 1.8 RDS(on), DRAIN−TO−SOURCE RESISTANCE (NORMALIZED) 50 TJ = 25°C VGS = 0 V 1E−6 −25 0 25 50 75 100 125 150 0 5 10 15 20 25 TJ, JUNCTION TEMPERATURE (°C) VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 17. On−Resistance Variation with Temperature Figure 18. Drain−to−Source Leakage Current vs. Voltage http://onsemi.com 9 30 NTMFD4901NF TYPICAL CHARACTERISTICS − Q2 C, CAPACITANCE (pF) 3500 VGS, GATE−TO−SOURCE VOLTAGE (V) 4000 TJ = 25°C VGS = 0 V Ciss 3000 2500 2000 Coss 1500 1000 500 Crss 0 0 5 10 15 20 25 QT 9 8 7 6 5 Qgd 4 Qgs 3 2 ID = 10 A TJ = 25°C 1 0 0 30 5 10 15 20 25 30 35 45 40 VDS, DRAIN−TO−SOURCE VOLTAGE (V) Qg, TOTAL GATE CHARGE (nC) Figure 19. Capacitance Variation Figure 20. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge 10 1000 VGS = 10 V VDD = 15 V ID = 10 A IS, SOURCE CURRENT (A) 9 td(off) 100 tr td(on) 10 tf 8 VGS = 0 V TJ = 25°C 7 6 5 4 3 2 1 1 1 10 100 0 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 RG, GATE RESISTANCE (W) VSD, SOURCE−TO−DRAIN VOLTAGE (V) Figure 21. Resistive Switching Time Variation vs. Gate Resistance Figure 22. Diode Forward Voltage vs. Current 1000 ID, DRAIN CURRENT (A) t, TIME (ns) 11 10 100 10 ms 10 100 ms 1 ms 10 ms 0 V ≤ VGS ≤ 20 V SINGLE PULSE TA = 25°C Single Pulse 1 0.1 0.01 0.01 RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT dc 0.1 1 10 VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 23. Maximum Rated Forward Biased Safe Operating Area http://onsemi.com 10 100 NTMFD4901NF TYPICAL CHARACTERISTICS − Q2 100 Thermal Resistance, RqJA (°C/W) D = 0.5 10 0.2 0.1 0.05 0.02 1 0.01 0.1 SINGLE PULSE 0.01 0.000001 0.00001 0.0001 0.001 0.01 0.1 t, TIME (s) Figure 24. Thermal Response http://onsemi.com 11 1 10 100 1000 NTMFD4901NF PACKAGE DIMENSIONS DFN8 5x6, 1.27P Dual Flag (SO8FL−Dual−Asymmetrical) CASE 506BX ISSUE C 2X NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSIONS b AND b1 APPLY TO PLATED FEATURES AND ARE MEASURED BETWEEN 0.15 AND 0.25 MM FROM TERMINAL TIPS. 4. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 6. SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. 0.20 C D A B D1 8 PIN ONE IDENTIFIER 7 6 ÉÉÉ ÉÉÉ ÉÉÉ 1 2 2X 0.20 C 5 E1 E 4X c 3 DIM A A1 b b1 c D D1 D2 E E1 E2 E3 e G G1 h L h A1 4 TOP VIEW 0.10 C DETAIL A A 0.10 C NOTE 4 C SIDE VIEW DETAIL A SEATING PLANE NOTE 6 e 1 8X DETAIL B e/2 L 4 G1 b E3 0.10 REF MILLIMETERS MIN MAX 0.90 1.10 0.00 0.05 0.41 0.61 0.41 0.61 0.23 0.33 5.15 BSC 4.50 5.10 3.50 4.22 6.15 BSC 5.50 6.10 2.27 2.67 0.82 1.22 1.27 BSC 0.63 BSC 1.72 BSC −−− 12 _ 0.35 0.55 0.10 C A B 0.05 C NOTE 3 RECOMMENDED SOLDERING FOOTPRINT* DETAIL B 5.35 E2 PACKAGE OUTLINE G 4X 0.69 8X 0.64 0.10 C A B DETAIL C 8 5 D2 0.10 C A B 6X b1 NOTE 3 1.97 6.48 DETAIL C BOTTOM VIEW 2.68 2.23 1.22 4X 0.69 1.27 PITCH DIMENSION: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 12 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NTMFD4901NF/D