PHILIPS 74HCT9046A

INTEGRATED CIRCUITS
DATA SHEET
74HCT9046A
PLL with bandgap controlled VCO
Product specification
Supersedes data of March 1994
File under Integrated Circuits, IC06
1999 Jan 11
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
FEATURES
• Tone decoding
• Low power consumption
• Data synchronization and
conditioning
• Centre frequency up to
17 MHz (typ.) at VCC = 5.5 V
• Choice of two phase
comparators(1):
– EXCLUSIVE-OR (PC1)
– Edge-triggered JK flip-flop (PC2)
• No dead zone of PC2
• Charge pump output on PC2,
whose current is set by an external
resistor Rb
GENERAL DESCRIPTION
The 74HCT9046A is a high-speed
Si-gate CMOS device. It is specified
in compliance with “JEDEC standard
no. 7A”.
• Voltage-to-frequency conversion
• Motor-speed control.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf ≤ 6 ns.
SYMBOL
PARAMETER
CONDITIONS
fc
VCO centre frequency
• Centre frequency tolerance ±10%
CI
input capacitance
• Excellent
voltage-controlled-oscillator (VCO)
linearity
CPD
power dissipation
capacitance per
package
• Low frequency drift with supply
voltage and temperature variations
• On chip bandgap reference
• Glitch free operation of VCO, even
at very low frequencies
• Inhibit control for ON/OFF keying
and for low standby power
consumption
• Operation power supply voltage
range 4.5 to 5.5 V
• Zero voltage offset due to op-amp
buffering
• Output capability: standard
• ICC category: MSI.
APPLICATIONS
UNIT
C1 = 40 pF;
R1 = 3 kΩ;
VCC = 5 V
16
MHz
3.5
pF
notes 1 and 2
20
pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW)
a) PD = CPD × VCC2 × fi + Σ(CL × VCC2 × fo) where:
b) fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. Applies to the phase comparator section only (inhibit = HIGH). For power
dissipation of the VCO and demodulator sections see Figs 26 to 28.
ORDERING INFORMATION
EXTENDED
TYPE NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
74HCT9046AN
16
DIL16
plastic
SOT38Z
74HCT9046AD
16
SO16
plastic
SOT109A
• FM modulation and demodulation
where a small centre frequency
tolerance is essential
• Frequency synthesis and
multiplication where a low jitter is
required (e.g. Video
picture-in-picture)
• Frequency discrimination
(1) Rb connected between pin 15 and
ground: PC2 mode, with PCPOUT at
pin 2.
Pin 15 left open or connected to VCC:
PC1 mode with PC1OUT at pin 2.
1999 Jan 11
TYP.
2
CODE
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
PINNING
SYMBOL
PIN
DESCRIPTION
GND
1
ground (0 V) (phase comparators)
PC1OUT/
PCPOUT
2
phase comparator 1 output/phase
comparator pulse output
COMPIN
3
comparator input
VCOOUT
4
VCO output
INH
5
inhibit input
C1A
6
capacitor C1 connection A
C1B
7
capacitor C1 connection B
GND
8
ground (0 V) (VCO)
VCOIN
9
VCO input
DEMOUT
10
demodulator output
R1
11
resistor R1 connection
R2
12
resistor R2 connection
PC2OUT
13
phase comparator 2 output
(current source adjustable with Rb)
SIGIN
14
signal input
Rb
15
bias resistor (Rb) connection
VCC
16
supply voltage
1
16 V CC
2
15
Rb
COMP IN
3
14
SIG IN
VCO OUT
4
13
PC2 OUT
INH
5
12
R2
C1 A
6
11 R1
C1 B
7
10
DEM OUT
GND
8
9
VCO IN
GND
PC1 OUT /
PCPOUT
9046A
MBD037 - 1
Fig.1 Pin configuration.
LOGIC/FUNCTIONAL SYMBOLS AND DIAGRAMS
3
14
15
6
7
11
12
9
5
COMP IN
SIG IN
Φ
Rb
PC1OUT /
PCPOUT
PC2 OUT
Φ
PLL
9046A
2
3
14
6
7
11
12
15
9
5
13
C1 A
C1 B
R1
R2
VCO IN
VCO OUT
4
VCO
DEM OUT
10
INH
SIG IN
PC1OUT /
PCPOUT
PC2 OUT
13
DEM OUT
VCO OUT
10
4
Fig.2 Logic symbol.
C1 B
R1
R2
Rb
VCO IN
INH
Fig.3 IEC logic symbol.
3
2
C1 A
MBD039 - 1
MBD038 - 1
1999 Jan 11
COMP IN
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
C1
C1A
6
C1B
VCO OUT COMP IN SIG IN
7
4
3
14
9046A
R2 12
R2
PHASE
COMPARATOR
1
VCO
R1 11
PHASE
COMPARATOR
2
R1
2
PC1OUT /
PCPOUT
13 PC2 OUT
15 R b
R4
Rb
5
INH
10
C2
9
DEM OUT VCO IN
Rs
MBD040 - 1
Fig.4 Functional diagram.
1999 Jan 11
R3
4
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
7
4
C1B
VCOOUT
3
COMP IN
14
SIG IN
PC1 OUT /
PCP OUT
PC1
Vref2
12
2
R2
R3
VCO
R2
logic
1
V ref1
11
D
Q
up
PCP
CP
R1
Q
RD
R1
Philips Semiconductors
6
C1A
f IN
PLL with bandgap controlled VCO
1999 Jan 11
f OUT
C1
5
logic
1
10
DEM OUT
D
PC2 OUT
Q
CP
V ref1 V ref2
Rs
Q
RD
down
R4
C2
Rb
5
VCO IN
INH
15
Rb
BAND
GAP
9
13
CHARGE
PUMP
V ref2
Product specification
Fig.5 Logic diagram.
74HCT9046A
MBD102 - 1
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
FUNCTIONAL DESCRIPTION
The 74HCT9046A is a
phase-locked-loop circuit that
comprises a linear VCO and two
different phase comparators (PC1
and PC2) with a common signal input
amplifier and a common comparator
input (see Fig.4). The signal input can
be directly coupled to large voltage
signals (CMOS level), or indirectly
coupled (with a series capacitor) to
small voltage signals. A self-bias
input circuit keeps small voltage
signals within the linear region of the
input amplifiers. With a passive
low-pass filter, the '9046A' forms a
second-order loop PLL.
The principle of this
phase-locked-loop is based on the
familiar HCT4046A. However extra
features are built in, allowing very
high performance phase-locked-loop
applications. This is done, at the
expense of PC3, which is skipped in
this HCT9046A. The PC2 is equipped
with a current source output stage
here. Further a bandgap is applied for
all internal references, allowing a
small centre frequency tolerance. The
details are summed up in the next
section called: “Differences with
respect to the familiar HCT4046A”.
If one is familiar with the HCT4046A
already, it will do to read this section
only.
DIFFERENCES WITH RESPECT TO
THE FAMILIAR HCT4046A
• A centre frequency tolerance of
maximum ±10%.
• The on board bandgap sets the
internal references resulting in a
minimal frequency shift at supply
voltage variations and temperature
variations.
• The value of the frequency offset is
determined by an internal
reference voltage of 2.5 V instead
of VCC − 0.7 V. In this way the offset
1999 Jan 11
74HCT9046A
frequency will not shift over the
supply voltage range.
• A current switch charge pump
output on PC2 allows a virtually
ideal performance of PC2. The gain
of PC2 is independent of the
voltage across the low-pass filter.
Further a passive low-pass filter in
the loop achieves an active
performance now. The influence of
the parasitic capacitance of the
PC2 output plays no role here,
resulting in a true correspondence
of the output correction pulse and
the phase difference even up to
phase differences as small as a few
nanoseconds.
• Because of its linear performance
without dead zone, higher
impedance values for the filter,
hence lower C-values, can now be
chosen. Correct operation will not
be influenced by parasitic
capacitances as in the instance
with voltage source output of the
4046A.
• No PC3 on pin 15 but instead a
resistor connected to GND, which
sets the load/unload currents of the
charge pump (PC2).
• Extra GND pin at pin 1 to allow an
excellent FM demodulator
performance even at 10 MHz and
higher.
• Combined function of pin 2. If
pin 15 is connected to VCC (no bias
resistor Rb) pin 2 has its familiar
function viz. output of PC1. If at
pin 15 a resistor (Rb) is connected
to GND it is assumed that PC2 has
been chosen as phase comparator.
Connection of Rb is sensed by
internal circuitry and this changes
the function of pin 2 into a lock
detect output (PCPOUT) with the
same characteristics as PCPOUT of
pin 1 of the well known
74HCT4046A.
6
• The inhibit function differs. For the
HCT4046A a HIGH level at the
inhibit input (INH) disables the VCO
and demodulator, while a LOW
level turns both on. For the
74HCT9046A a HIGH level on the
inhibit input disables the whole
circuit to minimize standby power
consumption.
VCO
The VCO requires one external
capacitor C1 (between C1A and C1B)
and one external resistor R1
(between R1 and GND) or two
external resistors R1 and R2
(between R1 and GND, and R2 and
GND). Resistor R1 and capacitor C1
determine the frequency range of the
VCO. Resistor R2 enables the VCO
to have a frequency offset if required
(see Fig.5).
The high input impedance of the VCO
simplifies the design of the low-pass
filters by giving the designer a wide
choice of resistor/capacitor ranges. In
order not to load the low-pass filter, a
demodulator output of the VCO input
voltage is provided at pin 10
(DEMOUT). The DEMOUT voltage
equals that of the VCO input. If
DEMOUT is used, a load resistor (Rs)
should be connected from pin 10 to
GND; if unused, DEMOUT should be
left open. The VCO output (VCOOUT)
can be connected directly to the
comparator input (COMPIN), or
connected via a frequency-divider.
The VCO output signal has a duty
factor of 50% (maximum expected
deviation 1%), if the VCO input is held
at a constant DC level. A LOW level at
the inhibit input (INH) enables the
VCO and demodulator, while a HIGH
level turns both off to minimize
standby power consumption.
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
Phase comparators
The signal input (SIGIN) can be
directly coupled to the self-biasing
amplifier at pin 14, provided that the
signal swing is between the standard
HC family input logic levels.
Capacitive coupling is required for
signals with smaller swings.
PHASE COMPARATOR 1 (PC1)
This circuit is an EXCLUSIVE-OR
network. The signal and comparator
input frequencies (fi) must have a
50% duty factor to obtain the
maximum locking range. The transfer
characteristic of PC1, assuming
ripple (fr = 2fi) is suppressed, is:
V CC
V DEMOUT = ----------- ( Φ SIGIN – Φ COMPIN )
π
74HCT9046A
The frequency capture range (2fc) is
defined as the frequency range of
input signals on which the PLL will
lock if it was initially out-of-lock. The
frequency lock range (2fL) is defined
as the frequency range of the input
signals on which the loop will stay
locked if it was initially in lock. The
capture range is smaller or equal to
the lock range.
With PC1, the capture range depends
on the low-pass filter characteristics
and can be made as large as the lock
range. This configuration remains
locked even with very noisy input
signals. Typical behaviour of this type
of phase comparator is that it may
lock to input frequencies close to the
harmonics of the VCO centre
frequency.
PHASE COMPARATOR 2 (PC2)
where:
VDEMOUT is the demodulator output
at pin 10.
VDEMOUT = VPC1OUT (via low-pass).
The phase comparator gain is:
V CC
K p = ----------- ( V ⁄ r )
π
The average output voltage from
PC1, fed to the VCO input via the
low-pass filter and seen at the
demodulator output at pin 10
(VDEMOUT), is the resultant of the
phase differences of signals (SIGIN)
and the comparator input (COMPIN)
as shown in Fig.6. The average of
VDEMOUT is equal to 1⁄2VCC when
there is no signal or noise at SIGIN
and with this input the VCO oscillates
at the centre frequency (fc). Typical
waveforms for the PC1 loop locked at
fc are shown in Fig.7. This figure also
shows the actual waveforms across
the VCO capacitor at pins 6 and 7
(VC1A and VC1B) to show the relation
between these ramps and the
VCOOUT voltage.
1999 Jan 11
This is a positive edge-triggered
phase and frequency detector. When
the PLL is using this comparator, the
loop is controlled by positive signal
transitions and the duty factors of
SIGIN and COMPIN are not important.
PC2 comprises two D-type flip-flops,
control gating and a 3-state output
stage with sink and source transistors
acting as current sources, henceforth
called charge pump output of PC2.
The circuit functions as an up-down
counter (Fig.5) where SIGIN causes
an up-count and COMPIN a down
count. The current switch charge
pump output allows a virtually ideal
performance of PC2, due to appliance
of some pulse overlap of the up and
down signals. See Fig.8a.
7
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD101 - 1
V CC
V DEMOUT(AV)
1/2V CC
0
0o
90 o
Φ PCIN
180 o
V CC
V DEMOUT = V PC1OUT = ----------- ( Φ SIGIN – Φ COMPIN )
π
Φ PCIN = ( Φ SIGIN – Φ COMPIN )
Fig.6 Phase comparator 1; average output voltage as a function of input phase difference.
SIGN IN
COMP IN
VCO OUT
PC1 OUT
VCC
VCO IN
GND
VC1A
pin 6
VC1B
pin 7
MBD100
Fig.7 Typical waveforms for PLL using phase comparator 1; loop-locked at fc.
1999 Jan 11
8
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
The pump current IP is independent
from the supply voltage and is set by
the internal bandgap reference of
2.5 V.
2.5
I P = 17 × -------- ( A )
Rb
Rb is the external bias resistor
between pin 15 and ground.
The current and voltage transfer
function of PC2 are shown in Fig.9.
The phase comparator gain is:
IP
K p = ------- ( A ⁄ r )
2π
Typical waveforms for the PC2 loop
locked at fc are shown in Fig.10.
When the frequencies of SIGIN and
COMPIN are equal but the phase of
SIGIN leads that of COMPIN, the up
output driver at PC2OUT is held ‘ON’
for a time corresponding to the phase
difference (ΦPCIN). When the phase of
SIGIN lags that of COMPIN, the down
or sink driver is held ‘ON’.
When the frequency of SIGIN is higher
than that of COMPIN, the source
output driver is held ‘ON’ for most of
the input signal cycle time and for the
remainder of the cycle time both
drivers are ‘OFF’ (3-state). If the
SIGIN frequency is lower than the
COMPIN frequency, then it is the sink
driver that is held ‘ON’ for most of the
cycle. Subsequently the voltage at the
capacitor (C2) of the low-pass filter
connected to PC2OUT varies until the
signal and comparator inputs are
equal in both phase and frequency. At
this stable point the voltage on C2
remains constant as the PC2 output is
in 3-state and the VCO input at pin 9
is a high impedance. Also in this
condition the signal at the phase
comparator pulse output (PCPOUT)
has a minimum output pulse width
equal to the overlap time, so can be
used for indicating a locked condition.
1999 Jan 11
74HCT9046A
Thus for PC2 no phase difference
exists between SIGIN and COMPIN
over the full frequency range of the
VCO. Moreover, the power
dissipation due to the low-pass filter is
reduced because both output drivers
are OFF for most of the signal input
cycle. It should be noted that the PLL
lock range for this type of phase
comparator is equal to the capture
range and is independent of the
low-pass filter. With no signal present
at SIGIN the VCO adjust, via PC2, to
its lowest frequency.
By using current sources as charge
pump output on PC2, the dead zone
or backlash time could be reduced to
zero. Also, the pulse widening due to
the parasitic output capacitance plays
no role here. This enables a linear
transfer function, even in the vicinity
of the zero crossing. The differences
between a voltage switch charge
pump and a current switch charge
pump are shown in Fig.11.
The design of the low-pass filter is
somewhat different when using
current sources. The external resistor
R3 is no longer present when using
PC2 as phase comparator. The
current source is set by Rb. A simple
capacitor behaves as an ideal
integrator now, because the capacitor
is charged by a constant current. The
transfer function of the voltage switch
charge pump may be used. In fact it is
even more valid, because the transfer
function is no longer restricted for
small changes only. Further the
current is independent from both the
supply voltage and the voltage across
the filter. For one that is familiar with
the low-pass filter design of the
4046A a relation may show how Rb
relates with a fictive series resistance,
called R3'.
This relation can be derived by
assuming first that a voltage
controlled switch PC2 of the 4046A is
9
connected to the filter capacitance C2
via this fictive R3' (see Fig.8b). Then
during the PC2 output pulse the
charge current equals:
V CC – V C2 ( 0 )
I P = ---------------------------------R3'
With the initial voltage VC2(0) at:
1⁄
2VCC
2.5
= 2.5 V, I P = --------R3'
As shown before the charge current
of the current switch of the 9046A is:
2.5
I P = 17 × -------Rb
Hence:
Rb
R3' = ------- ( Ω )
17
Using this equivalent resistance R3'
for the filter design the voltage can
now be expressed as a transfer
function of PC2; assuming ripple
(fr = fi) is suppressed, as:
5
K PC2 = ------- ( V ⁄ r )
4π
Again this illustrates the supply
voltage independent behaviour of
PC2.
Examples of PC2 combined with a
passive filter are shown in Figs 12
and 13. Figure 12 shows that PC2
with only a C2 filter behaves as a
high-gain filter. For stability the
damped version of Fig.13 with series
resistance R4 is preferred.
Practical design values for Rb are
between 25 and 250 kΩ with
R3' = 1.5 to 15 kΩ for the filter design.
Higher values for R3' require lower
values for the filter capacitance which
is very advantageous at low values
the loop natural frequency ωn.
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
VCC
up
VCC
IP
PC2 OUT
up
IP
R3'
C2
down
IP
down
PC2 OUT
VC2 OUT
C2
∆ Φ = Φ PCIN
MBD099
pulse overlap of
approximately 15 ns
MBD046 - 1
a.
b.
a. At every ∆Φ, even at zero ∆Φ both switches are closed simultaneously for a short period (typically 15 ns).
b. Comparable voltage-controlled switch.
Fig.8 The current switch charge pump output of PC2.
MSB306 - 1
V CC
IP
V DEMOUT(AV)
IP x R
Φ PCIN = Φ SIGIN Φ COMPIN
1/2V CC
0
IP
0
2π
0
Φ PCIN
2π
2π
a.
0
Φ PCIN
2π
b.
Two kinds of transfer functions may be regarded:
IP
a. The current transfer: pump current -------Φ PCIN
2π
b. The voltage transfer; this transfer can be observed at PC2OUT by connecting a resistor (R = 10 kΩ) between PC2OUT and 1⁄2VCC;
5
V DEMOUT = V PC2OUT = ------- Φ PCIN
4π
Fig.9 Phase comparator 2.
1999 Jan 11
10
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
SIG IN
COMP IN
VCO OUT
UP
OPC IN
DOWN
CURRENT AT
PC2 OUT
high impedance OFF state,
(zero current)
PC2 OUT /VCO IN
PCPOUT
MBD047 - 1
The pulse overlap of the up and down signals (typically 15 ns).
Fig.10 Timing diagram for PC2.
2.75
2.75
VCO IN
VCO IN
(1)
2.50
2.50
(1)
(2)
2.25
2.25
25
0
phase error (ns)
25
25
a.
0
phase error (ns)
b.
MBD043
a. Response with traditional voltage-switch charge-pump PC2OUT (4046A).
(1) Due to parasitic capacitance on PC2OUT.
(2) Backlash time (dead zone).
b. Response with current switch charge-pump PC2OUT as applied in the HCT9046A.
Fig.11 The response of a locked-loop in the vicinity of the zero crossing of the phase error.
1999 Jan 11
11
25
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
LOOP FILTER COMPONENT SELECTION
A
IP
F ( j ω)
IP
17
C2
Rb
INPUT
1/A τ
OUTPUT
1/ A τ
a.
ω
1
1
MBD045 - 1
b.
c.
Rb
a. τ 1 = ------- × C2 = R3' × C2
17
1
1
b. Amplitude characteristic: F ( jω ) = ----------------------------- ≈ ----------1 ⁄ A + jωτ 1 jωτ 1
c. Pole zero diagram.
Fig.12 Simple loop filter for PC2 without damping.
A
IP
F ( j ω)
IP
17
INPUT
OUTPUT
m
C2
1/ A τ
1 /τ
1
a.
2
ω
b.
Rb
a. τ 1 = ------- × C2 = R3' × C2
17
τ 2 = R4 × C2
1 + jωτ 2
b. Amplitude characteristic: F ( jω ) = ---------------------------1 ⁄ A + jωτ 1
c. Pole zero diagram.
A = DC gain limit, due to leakage.
Fig.13 Simple loop filter for PC2 with damping.
1999 Jan 11
1/ A τ
O
1/ τ
2
R4
Rb
12
MBD044 - 1
c.
1
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
RECOMMENDED OPERATING CONDITIONS FOR 74HCT
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
VCC
DC supply voltage
4.5
5.0
5.5
V
VI
DC input voltage
0
−
VCC
V
VO
DC output voltage
0
−
VCC
V
Tamb
operating ambient temperature
−40
−
+85
°C
−40
−
+125
°C
−
6
500
ns
tr, tf
input rise and fall times (pin 5)
see DC and AC Characteristics
VCC = 4.5 V
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VCC
DC supply voltage
−0.5
+7
V
IIK
DC input diode current
for VI < −0.5 V
or VI > VCC + 0.5 V
−
±20
mA
IOK
DC output diode current
for VO < −0.5 V
or VO > VCC + 0.5 V
−
±20
mA
for −0.5 V < VO < VCC + 0.5 V
IO
DC output source or sink current
−
±25
mA
ICC; IGND
DC VCC or GND current
−
±50
mA
Tstg
storage temperature
−65
+150
°C
Ptot
total power dissipation per package note 1
plastic DIL
above +70 °C: derate linearly
with 12 mW/K
−
750
mW
plastic mini-pack (SO)
above +70 °C: derate linearly
with 8 mW/K
−
500
mW
Note
1. Temperature range: −40 to +125 °C.
1999 Jan 11
13
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
DC CHARACTERISTICS FOR 74HCT
Voltages are referenced to GND (ground = 0 V).
Tamb (°C)
SYMBOL
PARAMETER
−40 to +85
+25
TEST CONDITIONS
−40 to +125 UNIT
VCC
(V)
VI
(V)
MIN.
TYP. MAX. MIN. MAX. MIN. MAX.
3.15
2.4
−
3.15
−
3.15
−
V
4.5
−
OTHER
Phase comparator section
VIH
DC coupled
HIGH level input
voltage SIGIN,
COMPIN
VIL
DC coupled LOW −
level input
voltage SIGIN,
COMPIN
2.1
1.35
−
1.35
−
1.35
V
4.5
−
VOH
HIGH level
4.4
output voltage
PCPOUT, PCnOUT
4.5
−
4.4
−
4.4
−
V
4.5
VIH
or
VIL
IO = −20 µA
4.32
−
3.84
−
3.7
−
V
4.5
VIH
or
VIL
IO = −4.0 mA
0
0.1
−
0.1
−
0.1
V
4.5
VIH
or
VIL
IO = −20 µA
−
0.15
0.26
−
0.33
−
0.4
V
4.5
VIH
or
VIL
IO = −4.0 mA
3.98
VOL
LOW level
−
output voltage
PCPOUT, PCnOUT
II
input leakage
current SIGIN,
COMPIN
−
−
±30
−
±38
−
±45
µA
5.5
VCC
or
GND
IOZ
3-state
OFF-state
current PC2OUT
−
−
±0.5
−
±5.0
−
±10.0 µA
5.5
VIH
or
VIL
RI
input resistance
SIGIN, COMPIN
−
250
−
−
−
−
−
kΩ
4.5
VI at self-bias
operating point;
∆VI = 0.5 V;
see Figs 14 to 16
Rb
bias resistance
25
−
250
−
−
−
−
kΩ
4.5
−
IP
charge pump
current
±0.53 ±1.06 ±2.12 −
−
−
−
mA
4.5
−
1999 Jan 11
14
VO = VCC or
GND
Rb = 40 kΩ
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Tamb (°C)
SYMBOL
−40 to +85
+25
PARAMETER
TEST CONDITIONS
−40 to +125 UNIT
VI
(V)
VCC
(V)
MIN.
TYP. MAX. MIN. MAX. MIN. MAX.
2.0
1.6
−
2.0
−
2.0
−
V
4.5
−
to 5.5
OTHER
VCO section
VIH
DC coupled
HIGH level input
voltage INH
VIL
DC coupled LOW −
level input
voltage INH
1.2
0.8
−
0.8
−
0.8
V
4.5
−
to 5.5
VOH
HIGH level
output voltage
VCOOUT
4.4
4.5
−
4.4
−
4.4
−
V
4.5
VIH
or
VIL
IO = −20 µA
3.98
4.32
−
3.84
−
3.7
−
V
4.5
VIH
or
VIL
IO = −4.0 mA
−
0
0.1
−
0.1
−
0.1
V
4.5
VIH
or
VIL
IO = 20 µA
−
0.15
0.26
−
0.33
−
0.4
V
4.5
VIH
or
VIL
IO = 4.0 mA
IO = 4.0 mA
VOL
LOW level
output voltage
VCOOUT
VOL
LOW level
output voltage
C1A, C1B
−
−
0.40
−
0.47
−
0.54
V
4.5
VIH
or
VIL
II
input leakage
current INH and
VCOIN
−
−
±0.1
−
±1.0
−
±1.0
µA
5.5
VCC
or
GND
R1
resistance
3
−
300
−
−
−
−
kΩ
4.5
−
R2
resistance
3
−
300
−
−
−
−
kΩ
4.5
−
C1
capacitance
40
−
no
limit
−
−
−
−
pF
4.5
−
VVCOIN
operating
voltage range at
VCOIN
1.1
−
3.4
−
−
−
−
V
4.5
−
1.1
−
3.9
−
−
−
−
V
5.0
−
1.1
−
4.4
−
−
−
−
V
5.5
−
1999 Jan 11
15
over the
range
specified
for R1
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Tamb (°C)
SYMBOL
−40 to +85
+25
PARAMETER
TEST CONDITIONS
−40 to +125 UNIT
MIN.
TYP. MAX. MIN. MAX. MIN. MAX.
VI
(V)
VCC
(V)
OTHER
Demodulator section
Rs
resistance
50
−
300
−
−
−
−
kΩ
4.5
−
at Rs >
300 kΩ the
leakage
current can
influence
VDEMOUT
VOFF
offset voltage
VCOIN to
VDEMOUT
−
±20
−
−
−
−
−
mV
4.5
−
VI = VVCOIN
= 1⁄2VCC;
values
taken over
Rs range,
see Fig.17
RD
dynamic output
resistance at
DEMOUT
−
25
−
−
−
−
−
Ω
4.5
−
VDEMOUT =
1⁄ V
2 CC
Quiescent supply current
ICC
quiescent supply
current
(disabled)
−
−
8.0
−
80.0
−
160.0 µA
5.5
−
pin 5 at VCC
∆ICC
additional
quiescent supply
current per input
pin for unit load
coefficient is 1;
note 1;
VI = VCC − 2.1 V
−
100
360
−
450
−
490
µA
4.5
−
other inputs
at VCC or
GND
Note
1. The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given above. To determine ∆ICC per
input, multiply this value by the unit load coefficient shown in Table 1.
Table 1 Unit load coefficient table.
INPUT
UNIT LOAD COEFFICIENT
INH
1.00
1999 Jan 11
16
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD108
MGA956 - 1
800
II
RI
(k Ω)
∆ VI
600
400
VCC =
4.5 V
200
self-bias operating point
5.5 V
0
1/2VCC 0.25
VI
Fig.14 Typical input resistance curve at SIGIN,
COMPIN.
VI (V)
1/2VCC 0.25
Fig.15 Input resistance at SIGIN; COMPIN with
∆VI = 0.5 V at self-bias point.
MGA957
MGA958
60
5
VCC = 5.5 V
V OFF
(mV)
40
4.5 V
II
( µA)
1/2V CC
20
VCC = 4.5 V
0
0
4.5 V
5
1/2 VCC 0.25
5.5 V
20
5.5 V
40
1/2 VCC
V I (V)
1/2 VCC 2
1/2 VCC 0.25
1/2 V CC
1/2 VCC 2
V VCOIN (V)
___ Rs = 50 kΩ.
- - - Rs = 300 kΩ.
Fig.16 Input current at SIGIN; COMPIN with
∆VI = 0.5 V at self-bias point.
1999 Jan 11
Fig.17 Offset voltage at demodulator output as a
function of VCOIN and Rs.
17
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF.
Tamb (°C)
SYMBOL
PARAMETER
+25
TEST CONDITION
−40 to +85
−40 to +125
MIN.
TYP.
MAX.
MIN.
MAX.
MIN.
MAX.
UNIT
VCC
(V)
WAVEFORMS
Phase comparator section
tPHL/tPLH
propagation delay
SIGIN, COMPIN to
PC1OUT
−
23
40
−
50
−
60
ns
4.5
Fig.18
tPHL/tPLH
propagation delay
SIGIN, COMPIN to
PCPOUT
−
35
68
−
85
−
102
ns
4.5
Fig.18
tPZH/tPZL
3−state output
enable time SIGIN,
COMPIN to
PC2OUT
−
30
56
−
70
−
84
ns
4.5
Fig.19
tPHZ/tPLZ
3−state output
enable time SIGIN,
COMPIN to
PC2OUT
−
36
65
−
81
−
98
ns
4.5
Fig.19
tTHL/tTLH
output transition
time
−
7
15
−
19
−
22
ns
4.5
Fig.18
Vi(p-p)
AC coupled input
−
sensitivity
(peak-to-peak
value) at SIGNIN or
COMPIN
15
−
−
−
−
−
mV
4.5
fi = 1 MHz
1999 Jan 11
18
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Tamb (°C)
SYMBOL
PARAMETER
+25
TEST CONDITION
−40 to +85
−40 to +125
MIN.
TYP.
MAX.
MIN.
MAX.
MIN.
MAX.
UNIT
VCC
(V)
WAVEFORMS
VCO section
∆f/T
frequency stability
with temperature
change
−
−
−
0.06
−
−
−
%/K
4.5
VVCOIN = 1⁄2VCC;
recommended
range:
R1 = 10 kΩ;
R2 = 10 kΩ;
C1 = 1 nF;
Figs 20 to 22
∆fc
centre frequency
tolerance
−10
−
+10
−
−
−
−
%
5.0
VVCOIN = 3.9 V;
R1 = 10 kΩ;
R2 = 10 kΩ;
C1 = 1 nF
fc
VCO centre
11.0
frequency
(duty factor = 50%)
15.0
−
−
−
−
−
MHz
4.5
VVCOIN = 1⁄2VCC;
R1 = 4.3 kΩ;
R2 = ∞;
C1 = 40 pF;
Figs 23 and 31
∆fVCO
VCO frequency
linearity
−
0.4
−
−
−
−
−
%
4.5
R1 = 100 kΩ;
R2 = ∞;
C1 = 100 pF;
Figs 24 and 25
δVCO
duty factor at
VCOOUT
−
50
−
−
−
−
−
%
4.5
1999 Jan 11
19
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
SIG IN , COMP IN
74HCT9046A
V M (1)
INPUTS
t PHL
PCPOUT , PC1OUT ,
OUTPUTS
t PLH
V M (1)
t THL
MBD106
t TLH
(1) VM = 1⁄2VCC; VI = GND to VCC.
Fig.18 Waveforms showing input (SIGIN and COMPIN) to output (PCPOUT and PC1OUT) propagation delays and
the output transition times.
SIG IN
INPUT
VM(1)
COMP IN
VM(1)
INPUT
t PHZ
t PZH
t PZL
t PLZ
90%
PC2 OUT
OUTPUT
VM
(1)
10%
MGA941
(1) VM = 1⁄2VCC; VI = GND to VCC.
Fig.19 Waveforms showing the 3-state enable and disable times for PC2OUT.
1999 Jan 11
20
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD115
20
∆f
(%)
∆f
(%)
MBD116
15
10
10
5
0
0
V CC =
5
V CC =
10
5.5 V
5.5 V
10
4.5 V
4.5 V
20
50
0
50
a.
15
100
150
o
T amb ( C)
50
0
50
b.
100
150
Tamb ( oC)
a. R1 = 3 kΩ; R2 = ∞; C1 = 100 pF.
b. R1 = 10 kΩ; R2 = ∞; C1 = 100 pF.
Fig.20 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.
MBD124
10
V CC =
∆f
(%)
∆f
(%)
5.5 V
4.5 V
5
MBD117
15
10
5
V CC =
0
0
5.5 V
5
10
5
15
10
50
0
50
a.
20
100
150
o
T amb ( C)
4.5 V
50
0
50
b.
100
150
Tamb ( oC)
a. R1 = 300 kΩ; R2 = ∞; C1 = 100 pF.
b. R1 = ∞; R2 = 3 kΩ; C1 = 100 pF.
Fig.21 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.
1999 Jan 11
21
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD118
8
MBD119
10
∆f
(%)
∆f
(%)
4
5
0
0
V CC =
4
V CC =
4.5 V
5.5 V
5
8
5.5 V
4.5 V
12
50
0
50
a.
10
100
150
Tamb ( oC)
50
0
50
b.
100
150
Tamb ( oC)
a. R1 = ∞; R2 = 10 kΩ; C1 = 100 pF.
b. R1 = ∞; R2 = 300 kΩ; C1 = 100 pF.
Fig.22 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.
1999 Jan 11
22
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD112
30
MBD113
30
f VCO
(kHz)
f VCO
(MHz)
V CC =
4.5 V
5.5 V
20
20
V CC =
4.5 V
10
10
5.5 V
0
0
0
2
4
0
6
2
a.
6
b.
MBD120 - 1
800
4
V VCOIN (V)
V VCOIN (V)
MBD111 - 1
400
handbook, halfpage
handbook, halfpage
f VCO
(kHz)
f VCO
(Hz)
V CC = 5.5 V
600
V CC = 5.5 V
300
4.5 V
frequency
4.5 V
frequency
400
200
200
100
0
0
0
2
4
6
0
2
4
V VCOIN (V)
6
V VCOIN (V)
d.
c.
a. R1 = 4.3 kΩ; C1 = 39 pF.
b. R1 = 4.3 kΩ; C1 = 100 nF.
c. R1 = 300 kΩ; C1 = 39 pF.
d. R1 = 300 kΩ; C1 = 100 nF.
Fig.23 Graphs showing VCO frequency as a function of the VCO input voltage (VVCOIN).
1999 Jan 11
23
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD114
4
MGA937 - 1
C1 = 1 µF
4.5 V
5.5 V
f VCO
f
(%)
f2
C1 =
39 pF
0
fc
f'c
4.5 V
f1
4
V
min
V
max
1/2V CC
5.5 V
V VCOIN
8
1
10
10 2
3
R1 (kΩ) 10
f1 + f2
f′ c = -------------2
f′ c – f c
linearity = ---------------- × 100%
fc
R2 = ∞ and ∆V = 0.5 V.
Fig.24 Definition of VCO frequency linearity:
∆V = 0.5 V over the VCC range.
Fig.25 Frequency linearity as a function of R1, C1
and VCC.
MBD121
1
VCC =
5.5 V
C1 = 1 µF
PD
(W)
VCC =
5.5 V
C1 = 39 pF
PD
(W)
4.5 V
C1 = 1 µF
10 1
MBD110
1
10
4.5 V
C1 = 39 pF
1
5.5 V
C1 = 39 pF
5.5 V
4.5 V
C1 = 1 µF
4.5 V
C1 = 39 pF
10 2
0
100
200
R1 (kΩ)
10 2
300
R2 = ∞.
100
200
R2 (kΩ)
300
R1 = ∞.
Fig.26 Power dissipation as a function of
component values.
1999 Jan 11
0
Fig.27 Power dissipation as a function of
component values.
24
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
APPLICATION INFORMATION
This information is a guide for the approximation of values
of external components to be used with the 74HCT9046A
in a phase-locked-loop system.
MBD109
10 3
P DEM
Values of the selected components should be within the
rages shown in Table 2.
(W)
V CC =
Table 2 Survey of components.
4.5 V
5.5 V
10 4
COMPONENT
10 5
10
102
R s (kΩ)
VALUE
R1
between 3 kΩ and 300 kΩ
R2
between 3 kΩ and 300 kΩ
R1 + R2
parallel value >2.7 kΩ
C1
>40 pF
10 3
Fig.28 Typical power dissipation.
Table 3 Design considerations for VCO section.
SUBJECT
VCO frequency without
extra offset
VCO frequency
with extra offset
PHASE
COMPARATOR
PC1, PC2
VCO frequency characteristic
With R2 = ∞ and R1 within the range 3 kΩ < R1 < 300 kΩ, the
characteristics of the VCO operation will be as shown in Fig.29a.
(Due to R1, C1 time constant a small offset remains when R2 = ∞).
PC1
Selection of R1 and C1
Given fc, determine the values of R1 and C1 using Fig.31.
PC2
Given fmax and fc determine the values of R1 and C1 using Fig.31; use
Fig.33 to obtain 2fL and then use this to calculate fmin.
PC1, PC2
VCO frequency characteristic
With R1 and R2 within the ranges 3 kΩ < R1 < 300 kΩ < R2 < 300 kΩ,
the characteristics of the VCO operation is as shown in Fig.29b.
PC1, PC2
Selection of R1, R2 and C1
Given fc and fL determine the value of product R1C1 by using Fig.33.
Calculate foff from the equation foff = fc − 1.6fL.
Obtain the values of C1 and R2 by using Fig.32.
Calculate the value of R1 from the value of C1 and the product R1C1.
PLL conditions with no PC1
signal at the SIGIN input PC2
1999 Jan 11
DESIGN CONSIDERATION
VCO adjusts to fc with ΦPCIN = 90° and VVCOIN = 1⁄2VCC.
VCO adjusts to foffset with ΦPCIN = −360° and VVCOIN = minimum.
25
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MGA938 - 1
f VCO
f max
fc
2f L
due to
R1,C1
f min
1.1 V
1/2VCC
VCC
1.1 V
VCC
VCO IN
a.
MGA939 - 1
f VCO
f max
fc
2f L
due to
R1,C1
f min
f off
0.6f L
due to
R2,C1
1.1 V
1/2VCC
b.
VCC
1.1 V
VCC
VCO IN
a. Operating without offset; fc = centre frequency; 2fL = frequency lock range.
b. Operating with offset; fc = centre frequency; 2fL = frequency lock range.
Fig.29 Frequency characteristic of VCO.
1999 Jan 11
26
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Filter design considerations for PC1 and PC2 of the HCT9046A
Figure 30 shows some examples of passive and active filters to be used with the phase comparators of the HCT9046A.
Transfer functions of phase comparators and filters are given in Table 4.
Table 4 Transfer functions of phase comparators and filters.
PHASE
COMPARATOR
PC1
PC2
Fig.30
FILTER TYPE
TRANSFER FUNCTION
a.
passive filter
without
damping
1
F ( jω ) = --------------------1 + jωτ 1
b.
passive filter
with damping
1 + jωτ 2
F ( jω ) = --------------------------------------1 + jω ( τ 1 + τ 2 )
c.
active filter
with damping
1 + jωτ 2
1 + jωτ 2
F ( jω ) = ---------------------------- ≈ --------------------jωτ 1
1 ⁄ A + jωτ 1
d.
passive filter
with damping
1 + jωτ 2
1 + jωτ 2
F ( jω ) = ---------------------------- ≈ --------------------jωτ 1
1 ⁄ A + jωτ 1
A = 105 = limit DC gain
e.
active filter
with damping
1 + jωτ 2
1 + jωτ 2
F ( jω ) = ---------------------------- ≈ --------------------jωτ 1
1 ⁄ A + jωτ 1
A = 105 = DC gain amplitude
1999 Jan 11
27
EXPLANATION
V CC
K PC1 = ----------- V ⁄ r
π
τ1 = R3 × C2;
τ2 = R4 × C2;
τ3 = R4 × C3;
A = 105 = DC gain amplitude
5
K PC2 = ------- V ⁄ r
4π
τ1 = R3' × C2;
τ2 = R4 × C2;
τ3 = R4 × C3;
R3' = Rb/17;
Rb = 25 to 250 kΩ
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
PC1
74HCT9046A
AMPLITUDE
CHARACTERISTIC
CIRCUIT
POLE ZERO
DIAGRAM
F(jω)
R3
X
1/ τ
1/ τ 1
C2
1
a.
F(jω)
R3
1/ τ 2
C3
1/ τ 3
O
1/ τ 2
R4
1/ τ 1 τ 2
C2
X
1
τ1 τ2
b.
A
C3
1/ τ 2
C2
R4
1/ τ 3
O
1/ τ 2
1/ A τ 1
R3
X 1/ A τ 1
A
c.
PC2
A
R3'
1/ τ 2
1/ τ 3
R4
AR3'
1/A τ 1
C2
O
1/ τ 2
X 1/ A τ 1
O
1/ τ 2
X 1/ A τ 1
d.
A
C3
1/ τ 2
C2
R4
R3'
A
1/ τ 3
1/A τ 1
MBD107 - 1
e.
Fig.30 Passive and active filters for HCT9046A.
1999 Jan 11
28
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
General design consideration.
SUBJECT
PHASE
COMPARATOR
DESIGN CONSIDERATION
PLL locks on harmonics at
centre frequency
PC1
yes
PC2
no
Noise rejection at signal
input
PC1
high
PC2
low
AC ripple content when PLL
is locked
PC1
fr = 2fi; large ripple content at ΦPCIN = 90°
PC2
fr = fi; small ripple content at ΦPCIN = 0°
1999 Jan 11
29
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD103 - 1
10 8
fc
(Hz)
R1 = 3 k Ω
10 7
R1 = 10 kΩ
10 6
R1 = 150 k Ω
R1 = 300 k Ω
10 5
10 4
VCC =
5.5 V
4.5 V
10 3
5.5 V
4.5 V
10 2
5.5 V
4.5 V
5.5 V
4.5 V
10
1
10
10 2
10 3
10 4
10 5
10 6
R2 = ∞; VVCOIN = 1⁄2VCC; INH = GND; Tamb = 25 °C.
Fig.31 Typical value of VCO centre frequency (fc) as a function of C1.
1999 Jan 11
30
C1 (pF)
107
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD104
10 8
foff
(Hz)
R2 = 3 kΩ
7
R2 = 10 kΩ
10 6
R2 = 150 k Ω
10
R2 = 300 k Ω
10 5
10 4
VCC =
4.5 V - 5.5 V
10 3
4.5 V - 5.5 V
10 2
4.5 V - 5.5 V
4.5 V - 5.5 V
10
1
10
10 2
10 3
10 4
10 5
R1 = ∞; VVCOIN = 1⁄2VCC; INH = GND; Tamb = 25 °C.
Fig.32 Typical value of frequency offset as a function of C1.
1999 Jan 11
31
10 6
C1 (pF)
107
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
MBD105 - 1
10 8
2f L
(Hz)
10 7
10 6
10 5
10 4
10 3
10 2
VCC =
5.5 V
4.5 V
10
10 7
10 6
10 5
10 4
10 3
10 2
10 1
2f L
K v = ------------------------------------- 2π ( r ⁄ s ⁄ V )
V VCOIN range
VVCOIN = 1.1 to (VCC − 1.1) V.
Fig.33 Typical frequency lock range 2fL as a function of the product R1 and C1.
1999 Jan 11
32
R1C1 (s)
1
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
PLL design example
The frequency synthesizer used in
the design example shown in Fig.34
has the following parameters:
Output frequency: 2 MHz to 3 MHz.
Frequency steps: 100 kHz.
Settling time: 1 ms.
Overshoot: <20%.
The open loop gain is:
H (s) × G (s) = Kp × Kf × Ko × Kn
and
K p × K floop:
× Ko × Kn
Φ u the closed
------- = -----------------------------------------------------1 + Kp × Kf × Ko × Kn
Φi
where:
Kp = phase comparator gain
Kf = low-pass filter transfer gain
Ko = Kv/s VCO gain
Kn = 1⁄n divider ratio.
The programmable counter ratio Kn
can be found as follows:
f OUT
2 MHz
N min = ----------- = ---------------------- = 20
f step
100 kHz
N max
f OUT
3 MHz
= ----------- = ---------------------- = 30
f step
100 kHz
The VCO is set by the values of R1,
R2 and C1; R2 = 10 kΩ (adjustable).
The values can be determined using
the information in Table 3.
With fc = 2.5 MHz and fL = 500 kHz
this gives the following values
(VCC = 5.0 V):
74HCT9046A
The gain of the phase comparator
PC2 is:
5
K p = ------------ = 0.4V ⁄ r
4×π
Using PC2 with the passive filter as
shown in Fig.34 results in a high gain
loop with the same performance as a
loop with an active filter. Hence loop
filter equations as for a high gain loop
should be used. The current source
output of PC2 can be simulated then
with a fictive filter resistance:
R
R3' = ------b17
The transfer functions of the filter is
given by:
1 + sτ
K f = -----------------2sτ 2
Where:
τ1 = R3' × C2.
The characteristic equation is:
1 + Kp × Kf × Ko × Kn
This results in:
 1 + sτ 2  K v
1 + K p  ------------------  ------ K n = 0
 sτ 1  s
or:
τ2
2
s + sK p K v K n ----- + K p K v K n ⁄ τ 1 = 0
τ1
This can be written as:
2
R1 = 30 kΩ.
s + 2ζω n s + ( ω n )
R2 = 30 kΩ.
with the natural frequency ωn defined
C1 = 100 pF.
The VCO gain is:
2f L × 2π
K v = --------------------------------------------- =
( V CC – 1.1 ) – 1.1
6
1 MHz
----------------- × 2π ≈ 2.24 × 10 r ⁄ s ⁄ V
2.8
1999 Jan 11
as: ω n =
Rewriting the equation for natural
frequency results in:
Kp × Kv × Kn
τ 1 = ------------------------------2
( ωn)
The maximum overshoot occurs at
Nmax = 30; hence Kn = 1⁄30:
6
0.4 × 2.24 × 10
τ 1 = ----------------------------------------- = 0.0012
2
5000 × 30
When C2 = 470 nF, it follows:
τ1
0.0012
R3' = ------- = --------------------------- = 2550
–9
C2
470 × 10
Hence the current source bias
resistance Rb = 17 × 2550 = 43 kΩ.
τ2 = R4 × C2.
2
seen that the damping ratio ζ = 0.707
will produce an overshoot of less than
20% and settle to within 5% at ωnt = 5.
The required settling time is 1 ms.
This results in:
3
5
5
ω n = --- = --------------- = 5 × 10 r ⁄ s
t
0.001
= 0
Kp × Kv × Kn
-------------------------------- and the
τ1
damping value given as:
ζ = 0.5 × τ 2 × ω n
In Fig.35 the output frequency
response to a step of input frequency
is shown.
The overshoot and settling time
percentages are now used to
determine ωn. From Fig.35 it can be
33
With ζ = 0.707 (0.5 × τ2 × ωn) it
follows:
0.707
τ 2 = ---------------------------- = 0.00028
0.5 × 5000
τ2
0.00028
R4 = ------- = 600 Ω
- = --------------------------–9
C2
470 × 10
For extra ripple suppression a
capacitor C3 can be connected in
parallel with R4, with an extra
τ3 = R4 × C3.
For stability reasons τ3 should be
<0.1τ2, hence C3 < 0.1C2, or
C3 = 39 nF.
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Kp
100 kHz
OSCILLATOR
"HCU04"
DIVIDE BY 10
"190"
14
Kf
PHASE
COMPARATOR
PC2
R3'
13
9
R4
15 C3
Rb
Kn
1 MHz
4
VCO
(1)
3
Φu
Ko
C2
11
R1
12 6
7
5
R2
C1
PROGRAMMABLE
DIVIDER
"4059"
MBD098
R1 = 30 kΩ.
R2 = 30 kΩ.
C1 = 100 pF.
R3' = 2550 Ω.
Rb = 43 kΩ.
R4 = 600 Ω.
C2 = 470 nF.
C3 = 39 nF.
(1) R3' = fictive resistance
R
R3' = ------b17
Fig.34 Frequency synthesizer.
MGA959
1.6
∆ ω e (t)
∆ ω e /ω n
−0.6
ζ = 0.3
1.4
−0.4
0.5
0.707
1.0
−0.2
1.2
ζ = 5.0
1.0
0
ζ = 2.0
0.8
0.2
0.6
0.4
0.4
0.6
0.2
0.8
0
0
1
2
3
4
5
6
7
ω nt
Fig.35 Type 2, second order frequency step response.
1999 Jan 11
34
8
1.0
∆ Φe (t)
∆ Φe /ω n
f OUT
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Since the output frequency is proportional to the VCO
control voltage, the PLL frequency response can be
observed with an oscilloscope by monitoring pin 9 of the
VCO. The average frequency response, as calculated by
the Laplace method, is found experimentally by smoothing
this voltage at pin 9 with a simple RC filter, whose time
constant is long compared with the phase detector
sampling rate but short compared with the PLL response
time.
MGA952
3.1
proportional
to output
frequency
(MHz)
3.0
N = 30
N stepped from 29 to 30
2.9
Further information
step input
For an extensive description and application example
please refer to “Application note” ordering number
9398 649 90011. Also available a “Computer design
program for PLLs” ordering number 9398 961 10061.
2.1
N stepped from 21 to 20
2.0
1.9
0
0.5
1.0
1.5
2.0
2.5
time (ms)
Fig.36 Frequency compared to the time response.
1999 Jan 11
35
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
PACKAGE OUTLINES
DIP16: plastic dual in-line package; 16 leads (300 mil); long body
SOT38-1
ME
seating plane
D
A2
A
A1
L
c
e
Z
b1
w M
(e 1)
b
MH
9
16
pin 1 index
E
1
8
0
5
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
min.
A2
max.
b
b1
c
D (1)
E (1)
e
e1
L
ME
MH
w
Z (1)
max.
mm
4.7
0.51
3.7
1.40
1.14
0.53
0.38
0.32
0.23
21.8
21.4
6.48
6.20
2.54
7.62
3.9
3.4
8.25
7.80
9.5
8.3
0.254
2.2
inches
0.19
0.020
0.15
0.055
0.045
0.021
0.015
0.013
0.009
0.86
0.84
0.26
0.24
0.10
0.30
0.15
0.13
0.32
0.31
0.37
0.33
0.01
0.087
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT38-1
050G09
MO-001AE
1999 Jan 11
EIAJ
EUROPEAN
PROJECTION
ISSUE DATE
92-10-02
95-01-19
36
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
D
E
A
X
c
y
HE
v M A
Z
16
9
Q
A2
A
(A 3)
A1
pin 1 index
θ
Lp
1
L
8
e
0
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
A2
A3
bp
c
D (1)
E (1)
e
HE
L
Lp
Q
v
w
y
Z (1)
mm
1.75
0.25
0.10
1.45
1.25
0.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
1.27
6.2
5.8
1.05
1.0
0.4
0.7
0.6
0.25
0.25
0.1
0.7
0.3
0.069
0.010 0.057
0.004 0.049
0.01
0.019 0.0100 0.39
0.014 0.0075 0.38
0.16
0.15
0.050
0.039
0.016
0.028
0.020
0.01
0.01
0.004
0.028
0.012
inches
0.244
0.041
0.228
θ
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT109-1
076E07S
MS-012AC
1999 Jan 11
EIAJ
EUROPEAN
PROJECTION
ISSUE DATE
95-01-23
97-05-22
37
o
8
0o
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.
SOLDERING
Introduction
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our “Data Handbook IC26; Integrated Circuit Packages”
(document order number 9398 652 90011).
WAVE SOLDERING
Conventional single wave soldering is not recommended
for surface mount devices (SMDs) or printed-circuit boards
with a high component density, as solder bridging and
non-wetting can present major problems.
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mount components are mixed on
one printed-circuit board. However, wave soldering is not
always suitable for surface mount ICs, or for printed-circuit
boards with high population densities. In these situations
reflow soldering is often used.
To overcome these problems the double-wave soldering
method was specifically developed.
If wave soldering is used the following conditions must be
observed for optimal results:
• Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.
Through-hole mount packages
SOLDERING BY DIPPING OR BY SOLDER WAVE
• For packages with leads on two sides and a pitch (e):
The maximum permissible temperature of the solder is
260 °C; solder at this temperature must not be in contact
with the joints for more than 5 seconds. The total contact
time of successive solder waves must not exceed
5 seconds.
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (Tstg(max)). If the
printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.
The footprint must incorporate solder thieves at the
downstream end.
• For packages with leads on four sides, the footprint must
be placed at a 45° angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
MANUAL SOLDERING
Apply the soldering iron (24 V or less) to the lead(s) of the
package, either below the seating plane or not more than
2 mm above it. If the temperature of the soldering iron bit
is less than 300 °C it may remain in contact for up to
10 seconds. If the bit temperature is between
300 and 400 °C, contact may be up to 5 seconds.
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Surface mount packages
REFLOW SOLDERING
MANUAL SOLDERING
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 100 and 200 seconds depending on heating
method.
1999 Jan 11
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.
38
Philips Semiconductors
Product specification
PLL with bandgap controlled VCO
74HCT9046A
Suitability of IC packages for wave, reflow and dipping soldering methods
SOLDERING METHOD
MOUNTING
PACKAGE
WAVE
REFLOW(1)
DIPPING
Through-hole mount DBS, DIP, HDIP, SDIP, SIL
suitable(2)
−
suitable
Surface mount
not suitable
suitable
−
suitable
−
suitable
−
not
recommended(4)(5)
suitable
−
not
recommended(6)
suitable
−
BGA, SQFP
suitable(3)
HLQFP, HSQFP, HSOP, HTSSOP, SMS
not
PLCC(4), SO, SOJ
suitable
LQFP, QFP, TQFP
SSOP, TSSOP, VSO
Notes
1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
3. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink
(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.
The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm;
it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is
definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification
This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1999 Jan 11
39
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 1 489 4339/4239, Fax. +30 1 481 4240
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966
Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087
Middle East: see Italy
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474
Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11 470 5911, Fax. +27 11 470 5494
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212 279 2770, Fax. +90 212 282 6707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 62 5344, Fax.+381 11 63 5777
For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
Internet: http://www.semiconductors.philips.com
© Philips Electronics N.V. 1999
SCA61
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
245002/00/03/pp40
Date of release: 1999 Jan 11
Document order number:
9397 750 05007