MB9B360R Series Datasheet
September 24, 2015
Datasheet Errata for the MB9B360R Series 32-bit ARM® Cortex®-M4F based Microcontroller
This document describes the errata for the MB9B360R Series 32-bit ARM® Cortex®-M4F based Microcontroller.
Compare this document to the device’s data sheet for a complete functional description.
Contact your local Cypress Sales Representative if you have questions.
Part Numbers Affected
Part Number
MB9B360R Series
Page
Item
Description
Original document code: DS709-00003-1v0-E
Rev. 1.0 January 9, 2014
74
ELECTRICAL It should be corrected as indicated by the shading below.
CHARACTERI
STICS
Parameter
2.Recommen
ded Operating
Conditions
Symbol
Conditions
Value
Min Max
Unit
Remarks
Power supply voltage
VCC
2.7
5.5
V
Analog reference
AVRH
*4
AVCC
V
voltage
*4 :The minimum value of Analog reference voltage depends on the value of compare
clock cycle (Tcck). See "5. 12-bit A/D Converter" for the details.
See the description of the same item on Rev. 2.0 (P.3).
Cypress Semiconductor Corporation
March 2, 2016
198 Champion Court
San Jose, CA 95134
Document No. 002-04873 Rev. *A
408.943.2600
1
MB9B360R Series
Errata Document
Page
146
Item
Description
ELECTRICAL “Electrical Characteristics for the A/D Converter” should be corrected as indicated by the
CHARACTERI shading below.
STICS
(Error)
5. 12-bit A/D
Converter
Value
Pin
Parameter Symbol
Reference
voltage
-
name
Min
Typ
Max
AVRH
2.7
-
AVCC
Min
Value
Typ
Max
4.5
-
AVCC
2.7
-
AVCC
Unit
Remarks
V
(Correct)
Parameter Symbol
Reference
voltage
-
Pin
name
AVRH
Unit Remarks
V
Tcck < 50ns
Tcck ≥ 50ns
Rev. 2.0 April 25, 2014
2
FEATURES
“●32-bit ARM Cortex-M4F Core “should be corrected as indicated by the shading below.
(Error)
・ Processor version: r2p1
(Correct)
・ Processor version: r0p1
49
I/O CIRCUIT It should be added as indicated by the shading below.
TYPE
Type
Circuit
I
P-ch
P-ch
N-ch
R
March 2, 2016
Remarks
・ CMOS level output
・ CMOS level hysteresis
input
・
5V tolerant
Digital output
・ With standby mode
control
・ Pull-up resistor
Digital output
: Approximately 50kΩ
・ IOH = -4mA, IOL = 4mA
・ Available to control of
Pull-up resistor
PZR registers.
control
Digital input
Standby mode
control
Document No. 002-04873 Rev. *A
2
MB9B360R Series
Errata Document
Page
Item
71
Pin Status
Description
“List of VBAT Domain Pin Status” should be corrected as indicated by the shading below.
VBAT pin status type
(Error)
Function
group
Deep standby
RTC mode
or
Deep standby
STOP mode state
Return from
Deep standby
mode state
Power supply stable Power supply stable
Power supply stable
Power supply
stable
INITX=0
‐
INITX=1
SPL=0
SPL=1
INITX=1
-
INITX
input
state
Device
internal
reset
state
INITX=1
‐
TIMER mode,
RTC mode, or
STOP mode state
INITX=1
SPL=0
SPL=1
GPIO
S
selected
Setting Setting
disabled disabled
Maintain
previous
state
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Setting Setting
disabled disabled
Maintain
previous
state
Hi-Z /
Internal
input fixed
at "0"
External
sub clock
input
selected
Setting Setting
disabled disabled
GPIO
selected
Internal
input fixed
at "0"
GPIO
selected
Internal
input fixed
at "0"
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Hi-Z /
Internal
input fixed
at "0"
GPIO
selected
Hi-Z /
Hi-Z /
Maintain
Internal
Internal Maintain previous
previous
input fixed
input fixed
state
state
at "0"
at "0"
T
Maintain
Maintain
Maintain
Maintain
previous
previous
previous
previous Maintain previous
Hi-Z /
state/When state/When state/When state/When
state/When
Hi-Z / Internal
Sub crystal Internal
oscillation oscillation oscillation oscillation oscillation stops*,
input
oscillator
input
stops*,
stops*,
stops*,
stops*,
Hi-Z/
fixed
output pin
fixed
Hi-Z /
Hi-Z /
Hi-Z/
Hi-Z/
Internal
at "0"
at "0"
Internal
Internal
Internal
Internal
input fixed
input fixed input fixed input fixed input fixed
at "0"
at "0"
at "0"
at "0"
at "0"
Maintain
previous
state
*Oscillation is stopped at STOP mode and Deep standby STOP mode.
March 2, 2016
Document No. 002-04873 Rev. *A
3
MB9B360R Series
Errata Document
Item
71
Pin Status
Description
(Correct)
VBAT pin status type
Page
S
T
TIMER mode,
RTC mode, or
STOP mode state
Deep standby
RTC mode
or
Deep standby
STOP mode state
Return from
Deep standby
mode state
Power supply stable
Power supply stable
Power supply stable
Power supply
stable
INITX=0
‐
INITX=1
‐
INITX=1
SPL=0
SPL=1
INITX=1
SPL=0
SPL=1
GPIO
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain previous
state
GPIO
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain previous
state
External
sub clock
input
selected
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Maintain
previous
state
Function
group
INITX
input
state
Sub crystal Maintain
oscillator
previous
output pin
state
Device
internal
reset
state
INITX=1
-
Maintain previous
state
Maintain
Maintain
Maintain
Maintain
previous
previous
previous
Maintain
previous
state/When state/When Maintain previous
state/When
previous
state/When
oscillation oscillation
state
oscillation
state
oscillation stops,
stops,
stops,
stops,
Hi-Z*
Hi-Z*
Hi-Z*
Hi-Z*
*When The SOSCNTL bit in the WTOSCCNT Register is “0”, Sub crystal oscillator
output pin is maintain previous state.
When The SOSCNTL bit in the WTOSCCNT Register is “1”, Oscillation is stopped at STOP mode and
Deep standby STOP mode.
74
ELECTRICAL It should be corrected as indicated by the shading below.
CHARACTERI
STICS
Parameter
2.Recommen
ded Operating
Conditions
March 2, 2016
Symbol
Conditions
Value
Min Max
Unit
Remarks
Power supply voltage
VCC
2.7*5
5.5
V
Analog reference
AVRH
*4
AVCC
V
voltage
*4 :The minimum value of Analog reference voltage depends on the value of compare
clock cycle (Tcck). See "5. 12-bit A/D Converter" for the details.
*5：In between less than the minimum power supply voltage and low voltage
reset/interrupt detection voltage or more, instruction execution and low voltage detection
function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR
is possible to operate only.
Document No. 002-04873 Rev. *A
4
MB9B360R Series
Errata Document
Page
87
Item
Description
ELECTRICAL “(3) Built-in CR Oscillation Characteristics” should be corrected as indicated by the shading below.
CHARACTERI
・ Built-in High-speed CR
STICS
(VCC = 2.7V to 5.5V, VSS = 0V)
4. AC
Value
Parameter Symbol
Conditions
Unit Remarks
Characteristics
Min Typ Max
Clock
frequency
Tj = -20°C to +
105°C
Tj = - 40°C to +
125°C
Tj = - 40°C to +
125°C
FCRH
3.9
2
3.8
8
4
4.08
4
4.12
MHz
When
trimming*1
Clock
When not
FCRH
3
4
5
frequency
trimming
Frequency
stabilizatio tCRWT
30
μS *2
n time
*1: In the case of using the values in CR trimming area of Flash memory at shipment for
frequency/temperature trimming.
*2: This is the time to stabilize the frequency of high-speed CR clock after setting
trimming value. This period is able to use high-speed CR clock as source clock.
149
ELECTRICAL “Electrical Characteristics for the A/D Converter” should be added as indicated by the shading
CHARACTERI below.
STICS
(VCC = AVCC = 2.7Vto5.5V, VSS = AVSS = 0V)
6. 12-bit D/A
Converter
Parameter
tc20
tc100
Min
0.56
2.79
Value
Typ
0.69
3.42
Max
12
0.81
4.06
INL
- 16
-
+ 16
LSB
DNL
- 0.98
-
+ 1.5
LSB
-
-
10.0
mV
- 20.0
-
+ 1.4
mV
3.10
3.80
4.50
kΩ
2.0
-
-
MΩ
260
330
410
μA
400
510
620
μA
-
-
14
μA
Symbol Pin name
Resolution
Conversion
time
Integral
Nonlinearity*
Differential
Nonlinearity*
Unit
bit
μs Load 20pF
μs Load 100pF
DAx
Output voltage
offset
VOFF
Analog output
impedance
RO
Power supply
current*
IDDA
AVCC
IDSA
Remarks
When setting
0x000
When setting
0xFFF
D/A operation
When D/A
stop
D/A operation
AVCC=3.3V
D/A operation
AVCC=5.0V
When D/A
stop
*: During no load
March 2, 2016
Document No. 002-04873 Rev. *A
5
MB9B360R Series
Errata Document
Page
156
Item
Description
ELECTRICAL “Recovery count time” of “(1) Recovery cause: Interrupt/WKUP” should be corrected as
CHARACTERI indicated by the shading below.
STICS
(Error)
11. Standby
Value
Recovery Time
Parameter
Symbol
Unit Remarks
Sub timer mode
RTC mode
Stop mode
(High-speed CR /Main/PLL
run mode return)
RTC mode
Stop mode
(Low-speed CR/sub run
mode return)
Ticnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Min
Max
881
1136
μs
270
581
μs
240
480
μs
308
667
μs
without
RAM
retention
308
667
μs
with RAM
retention
(Correct)
Parameter
Sub timer mode
RTC mode
Stop mode
(High-speed CR /Main/PLL
run mode return)
RTC mode
Stop mode
(Low-speed CR/sub run
mode return)
Symbol
Ticnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
March 2, 2016
Document No. 002-04873 Rev. *A
Value
Min Max
Unit
896
1136
μs
316
581
μs
270
540
μs
Remarks
365
667
μs
without
RAM
retention
365
667
μs
with RAM
retention
6
MB9B360R Series
Errata Document
Page
158
Item
Description
ELECTRICAL “Recovery count time” of “(2) Recovery cause: Reset” should be corrected as indicated
CHARACTERI by the shading below.
STICS
(Error)
11. Standby
Value
Recovery Time
Parameter
Symbol
Unit Remarks
Sleep mode
High-speed CR Timer
mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Trcnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Min
111
Max
267
μs
111
267
μs
258
258
569
569
μs
μs
258
569
μs
308
μs
without
RAM
retention
μs
with RAM
retention
669
(Correct)
Parameter
Sleep mode
High-speed CR Timer
mode
Main Timer mode
PLL Timer mode
Low-speed CR timer mode
Sub timer mode
RTC mode
Stop mode
Symbol
Trcnt
Deep standby RTC mode
with RAM retention
Deep standby stop mode
with RAM retention
Value
Min Max
266
155
Unit
μs
155
266
μs
315
315
567
567
μs
μs
315
567
μs
336
Remarks
μs
without
RAM
retention
μs
with RAM
retention
667
Rev. 3.0 September 24, 2015
March 2, 2016
Document No. 002-04873 Rev. *A
7
MB9B360R Series
Errata Document
Page
157
Item
Description
14.5 12-bit Table (Sampling time, State transition time to operation permission) should be corrected
A/D Converter as indicated by shading below.
(Error)
Parameter
Symbol
Pin
Name
Sampling time
tS
-
Compare
clock cycle*3
tCCK
-
State
transition time
to operation
permission
tSTT
Parameter
Sampling time
Value
Min
Typ
*2
-
*2
-
25
-
Max
10
Unit
μs
1000
ns
50
-
1000
-
1.0
-
-
Symbol
Pin
Name
Min
Typ
tS
-
0.15
-
0.3
-
25
-
1000
50
-
1000
-
-
1.0
Remarks
AVCC ≥ 4.5V
AVCC < 4.5V
AVCC ≥ 4.5V
AVCC < 4.5V
μs
(Correct)
March 2, 2016
Compare
clock cycle*3
tCCK
-
State
transition time
to operation
permission
tSTT
-
Value
Document No. 002-04873 Rev. *A
Max
10
Unit
μs
ns
Remarks
AVCC ≥ 4.5V
AVCC < 4.5V
AVCC ≥ 4.5V
AVCC < 4.5V
μs
8
Errata Document
MB9B360R Series
Document History Page
Document Title: Datasheet Errata for the MB9B360R Series 32-bit ARM® Cortex®-M4F based Microcontroller
Document Number: 002-04873
Rev.
ECN No.
Orig. of
Change
**
AKIH
Initial release
*A
5155917
AKIH
Migrated to Cypress format
Description of Change
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone: 408-943-2600
Fax: 408-943-4730
http://www.cypress.com
© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This
document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States
and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents,
copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress
governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to
sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and
(b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units.
Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license
granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice.
Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any
sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the
functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as cri tical components in
systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including
resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury,
death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the
device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other
liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
March 2, 2016
Document No. 002-04873 Rev. *A
9