NL17SZ86 Single 2−Input Exclusive−OR Gate The NL17SZ86 is a high performance single 2−input Exclusive−OR Gate operating from a 2.3 V to 5.5 V supply. http://onsemi.com Features • • • • • • • • • Extremely High Speed: tPD 2.4 ns (typical) at VCC = 5.0 V Designed for 1.65 V to 5.5 V VCC Operation Over Voltage Tolerant Inputs LVTTL Compatible − Interface Capability with 5.0 V TTL Logic with VCC = 3 V LVCMOS Compatible 24 mA Balanced Output Sink and Source Capability Near Zero Static Supply Current Substantially Reduces System Power Requirements Replacement for NC7SZ86 Pb−Free Package is Available MARKING DIAGRAM 5 1 L8d SC70−5/SC−88A/SOT−353 DF SUFFIX CASE 419A PIN ASSIGNMENT 1 IN B 1 IN A 2 5 VCC IN B 2 IN A 3 GND 4 OUT Y 5 VCC FUNCTION TABLE Inputs 4 3 GND =1 Output A B Y L L H H L H L H L H H L OUT Y Figure 1. Pinout (Top View) IN A IN B Pin 1 d = Date Code ORDERING INFORMATION OUT Y See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. Figure 2. Logic Symbol Semiconductor Components Industries, LLC, 2005 January, 2005 − Rev. 3 1 Publication Order Number: NL17SZ86/D NL17SZ86 MAXIMUM RATINGS Symbol VCC Parameter Value Unit 0.5 to 7.0 V −0.5 V VI +7.0 V V −0.5 V to VCC + 0.5 V VI < GND 50 mA VO < GND 50 mA DC Supply Voltage VI DC Input Voltage VO DC Output Voltage, Output in High or Low State (Note 1) IIK DC Input Diode Current IOK DC Output Diode Current IO DC Output Sink Current 50 mA ICC DC Supply Current per Supply Pin 100 mA IGND DC Ground Current per Ground Pin 100 mA TSTG Storage Temperature Range 65 to 150 °C TL Lead Temperature, 1 mm from Case for 10 Seconds TJ Junction Temperature under Bias JA Thermal Resistance PD Power Dissipation in Still Air at 85°C MSL Moisture Sensitivity FR Flammability Rating ILatchup ESD Latchup Performance (Note 2) 260 °C 150 °C 350 °C/W 150 mW Level 1 Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in 500 Above VCC and Below GND @ 85°C (Note 3) ESD Classification Human Body Model (Note 4) Machine Model (Note 5) Charge Device Model (Note 6) mA Class 1B Class B N/A Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. IO absolute maximum rating must be observed. 2. Measured with minimum pad spacing on an FR4 board, using 10 mm−by−1 inch, 2−ounce copper trace with no air flow. 3. Tested to EIA/JESD78 4. Tested to EIA/JESD22−A114−A, rated to EIA/JESD22−A114−B. 5. Tested to EIA/JESD22−A115−A, rated to EIA/JESD22−A115−B. 6. Tested to JESD22−C101−A. RECOMMENDED OPERATING CONDITIONS Symbol VCC Parameter Supply Voltage VI Input Voltage VO Output Voltage TA Operating Free−Air Temperature t/V Input Transition Rise or Fall Rate Min Max Unit 1.65 1.5 5.5 5.5 V (Note 7) 0 5.5 V (HIGH or LOW State) 0 5.5 V 40 85 °C 0 0 0 20 10 5 ns/V Operating Data Retention Only VCC = 2.5 V 0.2 V VCC = 3.0 V 0.3 V VCC = 5.0 V 0.5 V 7. Unused inputs may not be left open. All inputs must be tied to a high− or low−logic input voltage level. http://onsemi.com 2 NL17SZ86 DC ELECTRICAL CHARACTERISTICS Condition 40C TA 85C TA = 25C VCC (V) Min 0.75 VCC 0.7 VCC Symbol Parameter VIH High−Level Input Voltage 1.65 to 1.95 2.3 to 5.5 VIL Low−Level Input Voltage 1.65 to 1.95 2.3 to 5.5 VOH High−Level Out Output ut Voltage VIN = VIL or VIL IOH = 100 A IOH = −3 mA IOH = −8 8 mA A IOH = −12 mA IOH = −16 mA IOH = −24 24 mA IOH = −32 32 mA A 1.65 to 5.5 1.65 23 2.3 27 2.7 3.0 3.0 45 4.5 VOL Low−Level Output Out ut Voltage VIN = VIH IOL = 100 A IOL = 3 mA IOL = 8 mA A IOL = 12 mA IOL = 16 mA IOL = 24 mA IOL = 32 mA A 1.65 to 5.5 1.65 23 2.3 27 2.7 3.0 3.0 45 4.5 IIN Input Leakage Current VIN = VCC or GND ICC Quiescent Supply Current VIN = VCC or GND Typ Max Min 0.75 VCC 0.7 VCC 0.25 VCC 0.3 VCC VCC − 0.1 1.29 19 1.9 22 2.2 2.4 2.3 38 3.8 Max VCC 1.8 21 2.1 24 2.4 2.7 2.5 40 4.0 Unit V 0.25 VCC 0.3 VCC VCC − 0.1 1.29 19 1.9 22 2.2 2.4 2.3 38 3.8 V V 0.1 0.24 03 0.3 04 0.4 0.4 0.55 0 55 0.55 0.1 0.24 03 0.3 04 0.4 0.4 0.55 0 55 0.55 V 0 to 5.5 0.1 1.0 A 5.5 1 10 A 0.08 0 20 0.20 0 22 0.22 0.28 0.38 0 42 0.42 AC ELECTRICAL CHARACTERISTICS tR = tF = 3.0 ns Symbol tPLH tPHL Condition Min Typ Max Min Max Unit RL = 1 M CL = 15 pF 1.65 2.0 6.9 13.8 2.0 14.5 ns RL = 1 M CL = 15 pF 1.8 2.0 5.7 11.5 2.0 12 RL = 1 M CL = 15 pF 2.5 0.2 1.2 4.1 7.0 1.2 7.5 RL = 1 M CL = 15 pF F RL = 500 CL = 50 pF 3.3 0.3 0.8 1.2 3.0 3.8 4.8 5.4 0.8 1.2 5.2 5.9 RL = 1 M CL = 15 pF F RL = 500 CL = 50 pF 5.0 0.5 0.5 0.8 2.2 2.9 3.5 4.2 0.5 1.0 3.8 4.6 Parameter Propagation Delay (Figure 3 and 4) 40C TA 85C TA = 25C VCC (V) CAPACITIVE CHARACTERISTICS Symbol Typical Unit CIN Input Capacitance Parameter VCC = 5.5 V, VI = 0 V or VCC Condition 7.0 pF CPD Power Dissi Dissipation ation Ca Capacitance acitance (Note 8) 10 MHz, VCC = 3.3 V, VI = 0 V or VCC 10 MHz, VCC = 5.5 V, VI = 0 V or VCC 9 11 pF F 8. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC. CPD is used to determine the no−load dynamic power consumption; PD = CPD VCC2 fin + ICC VCC. http://onsemi.com 3 NL17SZ86 tf = 3 ns tf = 3 ns VCC or GND 90% INPUT A and B VCC 90% 50% OUTPUT 50% INPUT 10% 10% tPHL GND RL CL tPLH VOH OUTPUT Y 50% A 1−MHz square input wave is recommended for propagation delay tests. 50% VOL Figure 3. Switching Waveform Figure 4. Test Circuit DEVICE ORDERING INFORMATION Device Nomenclature Logic Circuit Indicator No. of Gates per Package Temp Range Identifier NL17SZ86DFT2 NL 1 NL17SZ86DFT2G NL 1 Device Order Number Technology Device Function Package Suffix Tape and Reel Suffix 7 SZ 86 DF T2 7 SZ 86 DF T2 Package Type Tape and Reel Size† SC70−5/ SC−88A/ SOT−353 178 mm, 3000 Unit SC70−5/ SC−88A/ SOT−353 (Pb−Free) 178 mm, 3000 Unit †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 NL17SZ86 PACKAGE DIMENSIONS SOT−353 DF SUFFIX 5−LEAD PACKAGE CASE 419A−02 ISSUE G NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A−01 OBSOLETE. NEW STANDARD 419A−02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. A G 5 4 −B− S 1 2 DIM A B C D G H J K N S 3 D 5 PL 0.2 (0.008) B M M N INCHES MIN MAX 0.071 0.087 0.045 0.053 0.031 0.043 0.004 0.012 0.026 BSC −−− 0.004 0.004 0.010 0.004 0.012 0.008 REF 0.079 0.087 J C K H SOLDERING FOOTPRINT* 0.50 0.0197 0.65 0.025 0.65 0.025 0.40 0.0157 1.9 0.0748 SCALE 20:1 mm inches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 5 MILLIMETERS MIN MAX 1.80 2.20 1.15 1.35 0.80 1.10 0.10 0.30 0.65 BSC −−− 0.10 0.10 0.25 0.10 0.30 0.20 REF 2.00 2.20 NL17SZ86 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082−1312 USA Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 http://onsemi.com 6 For additional information, please contact your local Sales Representative. NL17SZ86/D