Ordering number : EN4466B CMOS LSI LC7527E Graphic Equalizer System Overview Package Dimensions The LC7527E is a microprocessor controllable seven-band graphic equalizer LSI that does not require the use of external semiconductor inductors (simulated inductors). unit: mm 3159-QFP64E [LC7527E] Functions • Left and right channel seven-band graphic equalizers • Each band operates in ±2 dB steps. • Each band has a maximum boost of +12 dB and a maximum cut of –12 dB for a total of 13 settings. • Independent left and right channel operation • Serial data input supports CCB format communications with the system controller. • CMOS LSI with a 12 V breakdown voltage Features • This LSI, in conjunction with a control microprocessor, can implement in two chips, an electronic graphic equalizer with the following features. — One touch gain control for each band — One touch memory setting recall allows users to select desired frequency characteristics for each track. — Since the LC7527E includes band filter amplifiers on chip, capacitors are the only external components required in application systems. — Minimal switching noise due to the use of a Silicon gate CMOS process. SANYO: QFP64E • CCB is a trademark of SANYO ELECTRIC CO., LTD. • CCB is SANYO’s original bus format and all the bus addresses are controlled by SANYO. SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN O3096HA(OT)/90894TH (OT) 4466-1/11 LC7527E Specifications Absolute Maximum Ratings at Ta = 25°C, VSS = 0 V Parameter Maximum supply voltage Maximum input voltage Allowable power dissipation Symbol VDD-VEE max Conditions Ratings AVDD, AVEE, DVDD, DVEE* Unit 12 V VIN max1 CL, DI, CE VSS – 0.3 to VDD + 0.3 V VIN max2 LIN1, LIN2, RIN1, RIN2 VEE – 0.3 to VDD + 0.3 V VIN max3 S1 VEE – 0.3 to VDD + 0.3 Pd max Ta ≤ 85°C 280 V mW Operating temperature Topr –40 to +85 °C Storage temperature Tstg –50 to +125 °C Note: * –6 V ≤ VEE ≤ VSS ≤ VDD Allowable Operating Ranges at Ta = 25°C, VSS = 0 V Parameter Supply voltage Symbol Conditions Ratings min typ max Unit VDD AVDD, DVDD 5 V VEE AVEE, DVEE –5 V VDD-VEE AVDD, AVEE, DVDD, DVEE 8.0 11.0 V Input high level voltage VIH CL, DI, CE 3.0 VDD V Input low level voltage VIL CL, DI, CE VSS 1.0 V LIN1, LIN2, RIN1, RIN2 VEE VDD Vp-p VIN2 S1 VEE VDD tøW CL 1 Input amplitude voltage Clock pulse width VIN1 V µs Setup time tsetup CL, DI, CE 1 µs Hold time tHOLD CL, DI, CE 1 µs Operating frequency fopg CL 500 kHz Electrical Characteristics at Ta = 25°C, VDD = 5 V, VEE = –5 V, VSS = 0 V Parameter Total harmonic distortion Symbol Conditions Ratings min typ max Unit THD (1) VOUT = 1 Vrms, FLAT, f = 20 kHz 0.01 0.05 % THD (2) VOUT = 1 Vrms, FLAT, f = 1 kHz 0.001 0.005 % THD (3) VOUT = 300 mVrms, FLAT, f = 20 kHz with all bands at full boost 0.042 0.2 % THD (4) VOUT = 300 mVrms, FLAT, f = 1 kHz with all bands at full boost 0.045 0.2 % Crosstalk CT VOUT = 1 Vrms, f = 20 kHz, FLAT, Rg = 1 kΩ Setting error ∆B with other bands flat Current drain IDD Analog switch off leakage current IOFF 58 –2 dB +2 dB VDD-VEE = 11 V 30 mA LIN1, LIN2, RIN1, RIN2 10 µA No. 4466-2/11 LC7527E Electrical Characteristics Test Circuit No. No. C29, C30, C31, C32 No. Unit (F) 10 µ Unit (Ω) R1, R3, R4, R6 7.5 k R2, R5 1M Unit (F) C1, C28 0.94 µ C2, C27 0.034 µ C3, C26 0.377 µ C4, C25 0.0133 µ C5, C24 0.1506 µ C6, C23 5390 p C7, C22 0.057 µ C8, C21 2156 p C9, C20 0.0242 µ C10, C19 867 p C11, C18 9200 p C12, C17 3322 p C13, C16 3770 p C14, C15 1330 p Pin Assignment No. 4466-3/11 LC7527E Pin Functions Pin Pin No. Circuit type Function Lf1C1 Lf1C2 Lf1C3 62 63 64 Left channel f1 band control block External capacitor connections Rf1C1 Rf1C2 Rf1C3 51 50 49 Right channel f1 band control block External capacitor connections Lf2C1 Lf2C2 Lf2C3 1 2 3 Left channel f2 band control block External capacitor connections Rf2C1 Rf2C2 Rf2C3 48 47 46 Right channel f2 band control block External capacitor connections Lf3C1 Lf3C2 Lf3C3 4 5 6 Left channel f3 band control block External capacitor connections Rf3C1 Rf3C2 Rf3C3 45 44 43 Right channel f3 band control block External capacitor connections Lf4C1 Lf4C2 Lf4C3 7 8 9 Left channel f4 band control block External capacitor connections Rf4C1 Rf4C2 Rf4C3 42 41 40 Right channel f4 band control block External capacitor connections Lf5C1 Lf5C2 Lf5C3 10 11 12 Left channel f5 band control block External capacitor connections Rf5C1 Rf5C2 Rf5C3 39 38 37 Right channel f5 band control block External capacitor connections Lf6C1 Lf6C2 Lf6C3 13 14 15 Left channel f6 band control block External capacitor connections Rf6C1 Rf6C2 Rf6C3 36 35 34 Right channel f6 band control block External capacitor connections Lf7C1 Lf7C2 Lf7C3 17 18 19 Left channel f7 band control block External capacitor connections Rf7C1 Rf7C2 Rf7C3 32 31 30 Right channel f7 band control block External capacitor connections AVDD AVEE DVDD DVEE VSS 23 56 22 57 28 Power supply: +5 V typ. Audio signal power supply Power supply: –5 V typ. Audio signal power supply Power supply: +5 V typ. Logic signal power supply Power supply: –5 V typ. Logic signal power supply Power supply: 0 V AVDD must be equal to DVDD, and AVEE must be equal to DVEE. Continued on next page. No. 4466-4/11 LC7527E Continued from preceding page. Pin Pin No. Circuit type Function LVref RVref 58 55 Power supply: Analog ground The impedance of the pattern connected to these pins should be kept as low as possible. LVref and RVref are not connected to the VSS pin. LIN1 LIN2 59 60 Left channel audio signal input IN1 is normally connected to an operational amplifier inverting input. IN2 is normally connected to an operational amplifier noninverting input. RIN1 RIN2 54 53 Right channel audio signal input IN1 is normally connected to an operational amplifier inverting input. IN2 is normally connected to an operational amplifier noninverting input. CE 27 Chip enable input. Internal data is latched when this pin goes from high to low and the analog switches operate. Data transfers are enabled when this pin is high. CL 25 Clock input. Schmitt inverter input circuit DI 26 Data input. Schmitt inverter input circuit S1 24 Dual chip system chip select input. By connecting S1 (this pin) to either VDD or VEE, data input is enabled when the address matches the corresponding address listed below. S1 = VDD → Address: 8C S1 = VEE → Address: 8D NC NC NC NC NC NC NC 16 20 21 29 33 52 61 No connection. Do not connect signals to these pins. No. 4466-5/11 LC7527E Equivalent Circuit Internal Equivalent Circuit (for a single band) No. 4466-6/11 LC7527E Data Input The LC7527E is controlled by inputting stipulated data using the CE, CL, and DI pins. The data has a total of 20 bits, of which eight are address and 12 are data. No. 4466-7/11 LC7527E Sample Application Circuit Unit (resistance: Ω, capacitance: F) Note: If at all possible, use bipolar capacitors for all capacitors that do not have a polarity specified. *1. A resistor of about 100 kΩ is recommended if impulse noise (popping sounds) is a problem. No. 4466-8/11 LC7527E External Component Value Calculations The external capacitors required for each band in the LC7527E are the structural elements in semiconductor inductors (simulated inductors). The remainder of this section presents the equivalent circuits and the formulas used to determine the center frequencies. 1. Semiconductor Inductor Equivalent Circuit The LC7527E provides circuits with differing constants for the low and high bands. 2. Calculation Example Specifications: 1) Center frequency: Fo = 63 Hz 2) Q at maximum boost: Q+12 dB = 1.05 • Derive the sharpness Qo of the semiconductor inductor itself. (R1 + R4) Qo = × Q+12 dB ≈ 4.064 See the internal equivalent circuit figure for R4. R1 • Derive C1. C1 = 1/2πFoR1Qo ≠ 0.953 (µF) • Derive C2. C2 = Qo/2πFoR2 ≠ 0.034 (µF) 3. Sample Values for C1 and C2 Center frequency Fo (Hz) C1 (F) C2 (F) 63 0.953 µ 0.034 µ 160 0.377 µ 0.014 µ 400 0.151 µ 5390 p 1000 0.060 µ 2156 p 2500 0.024 µ 862 p 6300 9563 p 3422 p 16000 3765 p 1348 p No. 4466-9/11 LC7527E No. 4466-10/11 LC7527E Usage Notes 1. The states of the internal analog switches are undefined when power is first applied. System output should be muted until control data has been sent to the LC7527E. 2. To prevent the high frequency digital signals associated with data transfers over the CL, CI, and DI pins from generating interference in the analog signals, either guard those lines with a ground pattern or use shielded cables. ■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. ■ Anyone purchasing any products described or contained herein for an above-mentioned use shall: ➀ Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: ➁ Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. ■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of October, 1996. Specifications and information herein are subject to change without notice. No. 4466-11/11