STB5610 GPS RF FRONT-END IC PRELIMINARY DATA • ONE CHIP SYSTEM TO INTERFACE GPS ANTENNA TO GPS MICRO CONTROLLER • ABLE TO SUPPORT ACTIVE AND PASSIVE ANTENNA • MINIMUM EXTERNAL COMPONENTS • COMPATIBLE WITH GPS L1 SPS SIGNAL AND GALILEO FREQUENCIES • CMOS OUTPUT LEVELS TQFP48 • 2.7 V .. 3.6 V SUPPLY VOLTAGE • EMBEDDED LOW PHASE NOISE PLL ORDER CODE STB5610 • ACTIVE ANTENNA SENSOR BRANDING STB5610 • SMART CHIP ENABLE FUNCTION FOR POWER CONSUMPTION OPTIMIZATION • ESD PROTECTED DESCRIPTION The STB5610, using ST Microelectronics RF Bipolar technology, implements a Global Positioning System RF front-end. The chip provides down conversion from the 1575.42 MHz GPS (L1) signal to 4.092 MHz Output signal. The integrated PLL with on-chip reference oscillator uses a low cost 16.368 MHz crystal. No TCXO is required. 41 CE 42 CE2 43 Gnd_IF IF2- 44 Fselect IF2+ 45 Vcc_IF 46 Gnd_IF XTAL_in 47 Gnd_XTAL XTAL_out 48 40 39 38 37 Vcc_XTAL 1 36 Vcc_Logic2 Vcc_Logic 2 35 Gnd LF 3 34 DATA Vcc_VCO 4 33 CLK Gnd 5 32 Gnd_Driver TNK1 6 31 Vcc_Driver TNK2 7 30 Gnd_Loic Gnd 8 29 Vcc_Logic Gnd 9 28 AS1 IF1+ 10 27 AS2 IF1- 11 26 As_out Gnd 12 25 GC 20 LNA_out+ LNA_out- Vcc_LNA 21 22 23 24 LNA_in- 19 Gnd 18 Gnd 17 LNA_in+ 16 Vcc_RF RF+ 15 RF- 14 Gnd_RF 13 Gnd_RF May, 7 2002 Gnd_XTAL PIN CONNECTION 1/11 STB5610 PIN CONFIGURATION PIN Symbol Typ. DC Bias Description 1 Vcc_XTAL Power supply 2 Vcc_Logic Power supply 3 LF Loop filter 4 Vcc_VCO Power supply 5 Gnd Ground 6 TNK1 Tank Input 7 TNK2 Tank Input 8 Gnd Ground 9 Gnd Ground 10 IF1+ Mixer Output 11 IF1- Mixer Output 12 Gnd Ground 13 Gnd_RF Ground 14 RF+ RF amp. input 15 RF- RF amp. input 16 Gnd_RF Ground 17 Vcc_ RF Power supply 18 LNA_Out+ LNA output 19 LNA_Out- LNA output 20 Vcc_LNA Power supply 21 Gnd_LNA Ground 22 LNA_in+ LNA input 23 LNA_in- LNA input 24 Gnd_LNA Ground 2/11 External Circuit STB5610 PIN CONFIGURATION PIN Symbol Typ. DC Bias Description 25 GC LNA Gain control 26 AS_Out Antenna sensor output 27 AS2 Antenna sensor input 28 AS1 Vcc Antenna Supply 29 Vcc_Logic Power supply 30 Gnd_Logic Ground 31 Vcc_Driver Supply Voltage 32 Gnd_Driver Ground 33 CLK Clock 34 DATA Data 35 Gnd Ground 36 Vcc_Logic2 Supply Voltage 37 CE2 Chip Enable (no data) 38 CE Chip Enable 39 Fselect Frequency Selector 40 Gnd_IF Ground 41 IF2- Lim. Amp. Output 42 IF2+ Lim. Amp. Output 43 Gnd_IF Ground 44 Vcc_IF Supply Voltage 45 Gnd_XTAL Ground 46 XTAL_in Crystal Input 47 XTAL_out Crystal Output 48 Gnd_XTAL Ground External Circuit 3/11 STB5610 BLOCK DIAGRAM (GPS L1) LC Filter SAW Filter LC Filter Passive Antenna Two gain LNA RF Amp. Mixer 1ST Lim. amp. 2ND Lim. amp. D Latch Output buffer D Q CK 1.57 GHz 20 MHz Gain Select. Data @ 4 MHz CMOS levels 20 MHz 4 MHz 1.55 GHz PLL ~ CLK @ 16MHz CMOS levels VCO 16.368 MHz Quartz 16 MHz Loop Freq. Filter select CE ASout CE2 ExternalTank FUNCTIONAL DESCRIPTION LNA section The RF input signal is amplified by two gain levels LNA. Using gain control pin the LNA gain is set to 19 dB to support passive antenna or 10 dB to support active antenna. The LNA output signal is filtered by 1575.42 MHz SAW filter. VCO and PLL Using external tank the VCO is able to provide very low phase noise signal. Through the freq. selector pin the VCO signal is set at 1554.96 MHz and at 1571.328 MHz. The on-chip reference oscillator uses a low cost 16.368 MHz crystal. RF Amplifier plus mixer section The 1575.42 MHz input signal, amplified by RF amp., is mixed with the VCO signal to generate a differential 20.46MHz IF signal Antenna sensor circuitry Integrated sensor circuitry is able to evaluate the antenna current consumption; the Asout pin output provides this info externally. Using external sensing resistor of 10 Ohm if the antenna current consumption is inside the range 10mA…40mA (active antennas typical current consumption) the Asout output logic level is High, if the antenna current consumption is outside the above reported range (passive antenna or problem on antenna connection) the Asout output logic level is low. IF section Two LC filters at mixer output and at first limiting output are used to suppress undesirable signals and mixer products. The second stage limiting amplifier is connected to a D-Type latch clocked by 16.368MHz crystal oscillator signal. The effect of sampling the 20.46MHz signal at 16.368MHz is to create sub-sampling alias at 4.092MHz. This is fed to the output level converter. Output section The output buffers perform level translation from the internal ECL levels to CMOS output levels referred to ground. The Data signal changes during the clock signal negative edge. Power supplies The STB5610, has been designed to support from 2.7 V to 3.6 V supply voltage. 4/11 Chip enable Using the CE pin it is possible to switch off all the chip ( neither data nor clock available). Using CE2 pin it is possible to disable the analog portion of the chip (no data available) maintaining the digital portion active (Clock available) optimizing the chip current consumption. STB5610 ABSOLUTE MAXIMUM RATING Symbol Vcc Tj Parameter Value Supply voltage Unit 5.9 Junction operating temperature V o -40 to 125 C THERMAL DATA Symbol Rthj-case Parameter Value Thermal resistance junction-case Unit o TBD C/W ELECTRICAL CHARACTERISTICS (Vcc = 3+/-10%, Tcase= 25 oC) Symbol Parameter Test conditions Min. Typ. Max. 2.7 3.3 3.6 Unit SUPPLY Vcc Supply voltage Icc Supply current AS1 Vcc Antenna Supply 37 2.7 3.3 / 5 V mA 5.5 V LNA Gp Power gain Pin GC at GND Pin GC at Vcc 19 10 dB NF Noise figure Pin GC at GND Pin GC at Vcc 3 10 dB IIP3 Input IP3 Pin GC at GND Pin GC at Vcc -20 -5 dBm VSWRin Voltage Stat. Wave Ratio ZL=50Ω 2.1 RF AMPLIFIER AND MIXER CHAIN IIP3 Input IP3 -19 dBm NF Noise Figure 5.5 dB ZIN Input impedance 50 Ω ZOUT Differential output impedance 1.4 ΚΩ fRF Input signal RF 1.575 MHz G Voltage Convertion Gain 30 dB FIRST LIMITING AMPLIFIER G Voltage Gain 60 dB ZOUT Differential output impedance 2.4 ΚΩ 5/11 STB5610 ELECTRICAL CHARACTERISTICS (Vcc = 3+/-10%, Tcase= 25 oC) Symbol Parameter Test conditions Min. Typ. Max. Unit SECOND LIMITING AMPLIFIER G Voltage Gain 30 dB VCO (GPS LO frequency 1555MHz) VCO ∆f = 1KHz, SSB (10KHz PLL Phase noise -60 closed loop bandwith) dBc/Hz OUTPUT BUFFER (square wave CMOS level) VOH High output voltage Vcc-0.4 Vcc V VOL Low output voltage 0 0+0.4 V PHASE LOCKED LOOP XTAL Reference crystal 16.368 MHz INPUT CONTROL PINS TABLE (The logic levels are TTL compatible) GC Pin (lna gain control pin) Logic level CE Pin (Total chip enable pin) Value Logic level Value Low Max Gain Low Switch-off High Min Gain High Switch-on CE2 Pin (Analog portion enable pin) Logic level Value FSELECT (Frequencies Selector Pin) Logic level Value Low Switch-off Low GPS frequency High Switch-on High Galileo frequency OUTPUT CONTROL PINS TABLE The Asout pin output provides information on Antenna current consumption ASout Pin (Antenna sensor pin)* Logic level Value Low** Iant<10mA Iant.>40mA High** 10mA<Iant<40mA * It is referred to external sensing resistor of 10 OHm Application requiring higher or lower current threshold should adjust the resistor value appropiately ** The logic levels are referred to STB5610 Supply Voltage 6/11 STB5610 AV AI LA BL E O N RE Q UE ST APPLICATION BOARD SCHEMATIC (ACTIVE ANTENNA) 7/11 STB5610 AV AI LA BL E O N RE Q UE ST APPLICATION BOARD LAYOUT (ACTIVE ANTENNA) 8/11 STB5610 AV AI LA BL E O N RE Q UE ST BILL OF MATERIALS 9/11 STB5610 MECHANICAL DATA mm DIM. MIN. TYP. A MAX 1.60 A1 0.05 A2 1.35 1.40 1.45 D 8.75 9.00 9.25 D1 6.9 7.00 7.1 E 8.75 9.00 9.25 E1 6.9 7.00 7.1 L 0.5 0.60 0.75 e b 0.15 0.5 0.17 0.22 0.27 ccc 0.08 ddd 0.08 TETA 0o 7o Note: L is measured at gage plane (at 0.25 above the seating plane) 10/11 STB5610 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is registered trademark of STMicroelectronics 2002 STMicroelectronics - All Rights Reserved All other names are the property of their respective owners. STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com 11/11