TDA8140 HORIZONTAL DEFLECTION POWER DRIVER . . . .. . .. . CONTROLLED DRIVING OF THE POWER TRANSISTOR DURING TURN ON AND OFF PHASE FOR MINIMUM POWER DISSIPATION AND HIGH RELIABILITY HIGH SOURCE AND SINK CURRENT CAPABILITY DISCHARGE CURRENT DERIVED FROM PEAK CHARGE CURRENT CONTROLLED DISCHARGE TIMING DISABLE FUNCTION FOR SUPPLY UNDER VOLTAGE AND NONSYNCHRONOUS OPERATION PROTECTION FUNCTION WITH HYSTERESIS FOR OVERTEMPERATURE OUTPUT DIODE CLAMPING LIMITING OF THE COLLECTOR PEAK CURRENT OF THE DEFLECTION POWER TRANSISTOR DURING TURN ON PERIOD SPECIAL REMOTE FUNCTION WITH DELAY TIME TO SWITCH THE OUTPUT ON The current source characteristic of this device is adapted to the on-linear current gain behaviour of the power transistor providing a minimum power dissipation. The TDA8140 is internally protected against short circuit and thermal overload. POWERDIP (8 + 8) (Plastic Package) ORDER CODE : TDA8140 DESCRIPTION The TDA 8140 is a monolithic integrated circuit designed to drive the horizontal deflection power transistor. PIN CONNECTIONS OUTPUT 1 16 VCC 2 15 SENSE IN 3 14 SENSE GND 4 13 C EXT 5 12 SPECIAL REMOTE STANDBY 6 11 CONTROL INPUT 7 10 PROTECTION AND REMOTE STANDBY INPUT 8 9 September 1993 8140-01.EPS COMMON GND 1/10 TDA8140 Pin 1 2 3 4 5 Name Function Device Output Supply Voltage Input voltage that determines output current. Reference Ground for Input Voltage at Sense Input Capacitor between this terminal and Sense Ground determines the current slope dIo/dt during off phase. Low level at this input sets the device after a delay time tdr in the standby mode independent from control input (2nd priority) (in standard applications pin 6 must be left unconnected). High level at this input switches the BU508 off, low level switches the BU508 on. A high level at this input switches the BU508 off independent from all other inputs (1st priority). Common Ground Output VCC Sense Input Sense GND CEXT 6 Special Remote/Standby 7 Control Input 8 Protection and Remote Standby Input Power Ground 9-16 8140-01.TBL PIN FUNCTION BLOCK DIAGRAM VC C + VH 100kΩ PROTECTION AND REMOTE STANBY INPUT 8 TDA8140 2 SYNC. DET. THERMAL I B1 VS PROTECTION 27Ω 10µH 1 BU508 OUT SPECIAL 3 REMOTE 6 STANDBY I B2 220µF SENSE IN 4.7Ω RS VC & 0.15Ω 7 22nF CONTROL IN 4 GND 9 10 11 12 13 14 15 16 8140-02.EPS 5 C 1nF Parameter DC Supply Voltage Output Current Power Dissipation Storage and Junction Temperature Operating Temperature Value 18 Internally Limited Internally Limited – 40, + 150 0, + 70 Unit V °C °C 8140-02.TBL Symbol VCC Id Ptot Tstg, Tj Toper Value 70 15 Unit °C/W °C/W 8140-03.TBL ABSOLUTE MAXIMUM RATINGS THERMAL DATA Symbol Rth j-amb Rth j-case 2/10 Parameter Thermal Resistance Junction-ambient Thermal Resistance Junction-case Max Max TDA8140 Symbol VCC IQ Ip0 In0 Io0 GREMOTE I5 RINS Parameter Supply Voltage Quiescent Current Positive Output Current (source) Negative Output Current (sink) Positive quiescent output current forcing the output to 6 V and the sense input to ground, output externally forced to 6V Transconductance ON Phase (1) Transconductance OFF Phase (2) Transconductance Standby Mode Current Source Pin 5 Sense Input Resistance IINS RSYN Sense Input Bias Current Synchronous Detection Input Resistance VTHS VSYN VTHA IINA Threshold Voltage of the Synchronous Detection Input Sync Detect Input Voltage Threshold Voltage of Control Input Pull up Current of Control Input VTHB IINB Threshold Voltage Remote Input Pull up Current of the Remote Input GON GOFF tdr tdon VCC–VOUT VCC ON VCC OFF VS limit Notes : 1. 2. 3. 4. Test Conditions All Inputs Open Remote Input 1 Remote Input 0 See Figure 1 See Figure 1 Remote Input 0 V6 = 500mV VS > 0 VS < 0 VS = 0, Remote Input 1 VSYN < 7V VSYN > 7V 0 < VIN < VTHA VIN > VTHA + 0.5V 0 < VIN < VTHB VIN > VTHB + 0.5V Remote Delay Time (3) On Delay Time Output Voltage Drop for Ip0 = 1 A Supply Voltage for Device "ON" Supply Voltage for Device "OFF" (output internally switched to ground) Sense Limit Voltage (4) Min. 7 10 1.5 2 120 50 Typ. 15 Max. 18 25 150 80 200 100 Unit V mA A A mA mA 1.8 1.8 0.675 135 0.7 0.35 – 200 30 7 1 2.0 2.0 0.75 165 1 0.5 – 300 60 10 1.8 2.2 2.2 0.825 200 1.3 0.7 – 400 150 15 2.8 A/V A/V A/V µA kΩ kΩ µA kΩ kΩ V 1.5 – 50 -1 1.5 – 50 –1 190 2 – 100 0 2 – 100 0 250 3 2.8 6.4 VCC ON – 0.2 V 0.9 30 2.5 – 160 +1 2.5 – 160 +1 300 4.5 3 7.0 6.8 V V µA µA V µA µA µs µs V V V 1 V 2 5.8 5.6 I0 ≥ 0 0.8 8140-04.TBL ELECTRICAL CHARACTERISTICS (VCC = 12V, Tamb = 25oC unless otherwise specified) GON is measured with V3 varying from 150mV to 350mV (Pin 5 is grounded) GOFF is measured with V5 varying from 150mV to 350mV (Pin 3 is grounded) When the remote input goes from HIGH to LOW the BU508 is switched off and it remains in this condition for the time tdr. The sense input voltage VS is internally limited and results in a limited positive output current Ip0 = g VS limit. Note that due to the storage time tS of the BU508 limiting of VS leads to a reduced base current of the BU508 and the output current I0 is going to the positive quiescent current IO0. TRUTH TABLE Note : Output Io Remote/Standby 0 Floating or 1 Floating or 1 Floating or 1 Io > 0 Io < 0 (5) BU508 ON BU508 OFF X 0 Io < 0 (5) 0 < t < tdr BU508 OFF X 0 Io > 0 t > tdr BU508 ON Mode Normal Function Remote/Standby Function 5. IO < 0 means that the sink current flows into the output to ground. 3/10 8140-05.TBL Logic Inputs Control Input TDA8140 Figure 1 : GON |GOFF| and VPin5 VPin3 G ON (A/V) or G OFF (A/V) 2.2 2.1 2.0 1.9 V Pin3 (mV) or V Pin5 (mV) 1.7 0 50 100 150 200 250 300 350 400 450 500 550 600 650 700 750 8140-03.EPS 1.8 Figure 2 : Large Screen Application Rf +12V Ca STANDBY D1 2 8 OUT RO 7 1 BU508 LO CO 3 TDA8140 Rb R S Cb 4 10 11 12 13 14 15 16 5 CS 4/10 8140-04.EPS 9 TDA8140 Figure 3 : P.C. Board and Components Layout of the Figure 2 (1 : 1 scale) STANDBY Rf Cs TDA8140 D1 OUT Rs BU Lo Co Ro Rb Cb 8140-05.EPS Ca +12V COMPONENTS LIST FOR TYPICAL APPLICATION 22"/26" 100° Ca 47 µF Ro 27 Ω 2W Co Lo 14"/20" 90° CRT 22"/26" 100° 14"/20" 90° 47 µF Rb 4.7 Ω 4.7 Ω 27 Ω 1 W Cb 47 nF 47 nF 220 µF 220 µF Rs 0.15 Ω 0.1 Ω 10 µH 10 µH Cs 1 nF 1 nF 8140-06.TBL CRT APPLICATION INFORMATION The conventional deflection system is shown in Figure 4. The driving circuit consists of a bipolar power transistor driven by a transformer and a medium power element plus some passive components. Figure 4 : Conventional Horizontal Deflection System for TVs VCC + DRIVING CIRCUIT IC IB ID HORIZONTAL TRANSFORMER YOKE DEFLECTION CIRCUIT 8140-06.EPS V IN 5/10 TDA8140 During the active deflection phase the collector current of the power transistor is linearly rising and the driving circuitry must be adapted to the required base current in order to ensure the power transistor saturation. According to the limited components number the typical approach of the present TVs provides only a rough approximation of this objective ; in Figure 5 we give a comparison between the typical real base current and the ideal base current waveform and the collector waveform. The marked area represents a useless base current which gives an additional power dissipation on the power transistor. Furthermore during the turn-ON and turn-OFF transient phase of the chassis the power transistor is extremely stressed when the conventional network cannot guarantee the saturation ; for this reason, generally, the driving circuit must be carefully designed and is different for each deflection system. The new approach, using the TDA 8140, overcomes these restrictions by means of a feedback principle. As shown in Figure 5, at each instant of time the ideal base current of the power transistor results from its collector current divided by such current gain which ensure the saturation ; thus the required base current Ib can be easily generated by a feedback transconductance amplifier gm which senses the deflection current across the resistor Rs at the emitter of the power transistor and delivers : base current and acts time independent on principle. For the turn-OFF, the base of the power transistor must be discharged by a quasi linear time decreasing current as given in Figure 6. Conventional driver systems inherently result into a stable condition with a constant peak current magnitude. This is due to the constant base charge in the turn-ON phase independent from the collector current ; hence a high peak current results into a low storage time of the transistor because the excess base charge is a minimum and vice versa. In the active deflection the required function, high peak current-fast switch-OFF and low peak current-slow switch-OFF, is obtained by a controlled base discharge current for the power transistor ; the negative slope of this ramp is proportional to the actual sensed current. As a result, the active driving system even improves the sharpness of vertical lines on the screen compared with the traditional solution due to the increased stability factor of the loop represented as the variation of the storage time versus the collector peak current. Figure 5 : Waveforms of Collector and Base Current IC Off Phase On Phase Off Phase Real Base Current Ideal Base Current Ib = RS . gm . Ie t The transconductance must only fulfill the condition : I BIAS Base Bias Current t tS Where βmin is the minimum current gain of the transistor. This method always ensures the correct ID 8140-07.EPS IC 1 1 1 ⋅ < gm < RS 1 + βmin RS Figure 6 I0 dI 0 dt t don = IS0 tS Ip0 I0 IS0 ON PHASE OFF PHASE t tS CONTROL INPUT t 6/10 8140-08.EPS In0 TDA8140 For input voltages higher than 750mV, Q7 limits the maximum output current at 1.5A peak. CIRCUIT DESCRIPTION Figure 7 shows the block diagram of the TDA8140, the circuit consists of an input transconductance amplifier composed by Q1, Q2, Q3 and Q4. The symmetrical output current is fed into the load resistor R1 and R2 ; the two amplifiers V1 and V2 realize a floating voltage to current converter which can drive 1.2A sink current and 2A source current for a wide common output range. So, the overall transconductance results into : R1 + R2 1 gm = ⋅ R3 R5 A current source I1 generates a drop of 70mV across the resistor R4 which provides an output bias current of 140mA ; the control input determines the turn ON/OFF function. In the ON phase, Q5 shorts the external capacitor Ct. Within the input voltage range 0 < Vin < 750mV the element realizes the transconductance function ; lower voltages are clamped by the D1/Q6 configuration. In the turn-OFF mode, Ct will be charged by the controlled source I2 which is proportional to the input voltage, by this way, the output current decreases quasi linearly and the system stability is reached. During the flyback phase, the IC is disabled via the sync. detector input ; this function with the limited sink and source current together with the undervoltage turn-OFF and a chip temperature sensor ensure a complete protection of the IC. In Figure 8 is shown the application diagram of the TDA 8140, the few external component and the automatic handling possibility ensures a lower application cost versus the conventional approach shown in Figure 4. In Figure 9 is shown the currents and voltages waveforms of the driver circuit of Figure 8, as to be seen, the driving charge Ib ⋅ ton has been reduced at minimum. Figure 7 : Block Diagram of the Integrated Horizontal Driver VC C+ 2 PROTECTION AND REMOTE STANDBY INPUT 8 VOLTAGE Q9 CONTROL V1 Q10 VC < 7V & R5 OVERTEMP. V2 PROTECTION Tj < 150˚C R1 R2 INPUT TRANSCONDUCTANCE AMPLIFIER Q11 IB 1 OUTPUT I2 Q3 I1 Q4 Q6 Q2 D2 Q1 3 R4 7 & Q5 R6 VREF = 750mV SPECIAL REMOTE STANDBY SENSE INPUT V IN Q8 6 5 CT C EXT 9 10 11 12 13 14 15 16 POWER GROUND 4 8140-09.EPS CONTROL INPUT Q7 D1 R3 SENSE GROUND 7/10 TDA8140 Figure 8 : Integrated Horizontal Driver HORIZONTAL TRANSFORMER R V CC + 100µF IC ID YOKE 2 220µF 8 TDA8140 IB 1 2W DEFLECTION CIRCUIT 3 27Ω 5 7 9 to 16 4.7Ω 4 1nF 47nF 0.15Ω 8140-10.EPS Vi DRIVING CIRCUIT 8/10 8140-12.TIF 8140-11.TIF Figure 9 : Signal Diagrams of the Driver Circuits TDA8140 The power dissipation on this application condition is about 1.3W and Figures 10 and 11 show two ways of heatsinking. In the first case, a PCB copper area is used as a heatsink L= 65mm while in the second case, the device is soldered to an external heatsink ; in both examples, the thermal resistance junction ambient is 35°C/W. The presence of thermal shut-down circuit does mean that the heatsink can have a smaller factor of safety compared with that of a conventional circuit. Figure 10 : Example of Heatsink using P.C. Board Copper (L = 65mm) Figure 11 : Example of an External Heatsink If for any reason, the junction temperature increases up to 150°C, the thermal shut-down simply switches off the device. 8140-14.EPS L 8140-13.EPS 30mm Copper Area 35µ Thickness 9/10 TDA8140 I b1 L a1 PACKAGE MECHANICAL DATA 16 PINS - PLASTIC POWERDIP b Z B e E e3 D 9 1 8 a1 B b b1 D E e e3 F i L Z Min. 0.51 0.85 Millimeters Typ. Max. 1.4 Min. 0.020 0.033 0.5 0.38 Inches Typ. Max. 0.055 0.020 0.5 20 0.015 8.8 2.54 17.78 0.020 0.787 0.346 0.100 0.700 7.1 5.1 3.3 0.280 0.201 0.130 1.27 0.050 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. © 1994 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 10/10 DIP16PW.TBL Dimensions PMDIP16W.EPS F 16