SC1210 High Speed, 12 V, Synchronous Power MOSFET Driver POWER MANAGEMENT Description Features u High efficiency u +12V supply voltage with internal LDO for optimum The SC1210 is a high speed, dual output driver designed to drive high-side and low-side MOSFETs in a synchronous Buck converter. These drivers can work with many Semtech PWM controllers to provide a cost effective multi-phase voltage regulator for advanced microprocessors. gate drive u High peak drive current u Adaptive non-overlapping gate drives provide u A 30ns max propagation delay from input transition to the gate of the power FET’s guarantees operation at high switching frequencies. Internal overlap protection circuit prevents shoot-through from Vin to PGND in the main and synchronous MOSFETs. The adaptive overlap protection circuit ensures the bottom FET does not turn on until the top FET source has reached 1V, to prevent crossconduction. u u u u u u 8.5V gate drive provides optimum enhancement of MOSFETs at minimum driver and MOSFET switching loss. High current drive capability allows fast switching, thus reducing switching losses at high (up to 1.5MHz) frequencies without causing thermal stress on the driver. shoot-through protection Fast rise and fall times (15ns typical with 3000pf load) Ultra-low (<30ns) propagation delay (BG going low) Floating top gate drive Crowbar function for over voltage protection High frequency (to 1.5 MHz) operation allows use of small inductors and low cost ceramic capacitors Under-voltage-lockout Low quiescent current Applications u Intel PentiumTM processor power supplies u AMD AthlonTM and K8TM processor power supplies u High current low voltage DC-DC converters Under-voltage-lockout and over-temperature shutdown features are included for proper protection and safe operation. Timed latches and improved robustness are built into the safty functions such as the Under Voltage Lockout and adaptive Shoot-through protection circuitry to prevent false triggering. The SC1210 is offered in a standard SO-8 package. Typical Application Circuit Vin (+12V) R3 2R2 Q1 C4 10uF R1 C1 1R0 U1 1 1uF 2 3 PWM 4 DRN PGND TG BG BST VREG CO VIN 8 1 7 6 Q2 5 D1 1N4148 SC1210 C3 1uF C2 R2 1R0 L1 Vout 2 C5 C6 2.2nF 1uF August 8, 2003 1 www.semtech.com SC1210 POWER MANAGEMENT Absolute Maximum Ratings Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied. Parameter Symbol Maximum Units VI N 16 V BST to DRN VBST-DRN 11 V BST to PGND VBST-PGND 40 V BST to PGND Pulse VBST-PULSE 45 V DRN to PGND VDRN-PGND -2 to 30 V DRN to PGND Pulse VDRN-PULSE -5 to 35 V VI N Supply Voltage Conditions tPULSE < 100ns tPULSE < 200ns PWM Input CO -0.3 to 8.5 V Thermal Resistance Junction to Case θJC 40 °C/W Operating Junction Temperature Range TJ 0 to +125 °C Storage Temperature Range TSTG -65 to +150 °C Lead Temperature (Soldering) 10 Sec. TLEAD 300 °C Electrical Characteristics Unless specified: TA = 25°C; VIN = 12V; VREG = 8.5V Parameter Symbol C onditions Min Typ Max U nits 9 12 15 V Pow er Supply Supply Voltage Qui escent C urrent, Operati ng VI N Iq_op 3.0 mA Start Threshold of VREG Voltage VREG_START 4 Hysteresi s VhysUVLO 160 mV U nder Voltage Lockout 4.3 V Internal LD O LD O Output VREG VI N = 9V to 16V 8.5 V D rop Out Voltage VDROP VI N = 5V to 8.8V 0.3 V 2003 Semtech Corp. 2 www.semtech.com SC1210 POWER MANAGEMENT Electrical Characteristics (Cont.) Unless specified: TA = 25°C; VIN = 12V; VREG = 8.5V Parameter Symbol Conditions Min Typ Max Units CO Logic High Input Voltage VCO_H Logic Low Input Voltage VCO_L 2.0 V 0.8 V T hermal Shutdown Over Temperature Trip Point TOTP 155 °C Hysteresis THYST 10 °C High Side Driver (T G) Output Impedance RSRC_TG RSINK_TG VBST - VDRN = 8.5V 1.5 3.0 1.0 2.0 Ω Rise Time tR_TG CL = 3nF, VBST - VDRN = 8.5V 15 ns Fall Time tF_TG CL = 3nF, VBST - VDRN = 8.5V 10 ns Propagation Delay, TG Going High tPDH_TG VBST - VDRN = 8.5V 37 ns Propagation Delay, TG Going Low tPDL_TG VBST - VDRN = 8.5V 30 ns Low-Side Driver (BG) Output Impedance RSRC_BG RSINK_BG VBST - VDRN = 8.5V 1.5 3.0 1.5 3.0 Ω Rise Time tR_BG CL = 3nF, VBST - VDRN = 8.5V 10 ns Fall Time tF_BG CL = 3nF, VBST - VDRN = 8.5V 10 ns Propagation Delay, BG Going High tPDH_BG VBST - VDRN = 8.5V 20 ns Propagation Delay, BG Going Low tPDL_BG VBST - VDRN = 8.5V 27 ns Under-Voltage-Lockout T ime Delay VREG ramping up tPDH_UVLO 2 µs VREG ramping down tPDL_UVLO 2 µs 2003 Semtech Corp. 3 www.semtech.com SC1210 POWER MANAGEMENT Timing Diagrams CO DRN 1.0V TG t PDH_TG BG t PDL_TG t F_TG tR_TG 1.4V t PDL_BG tF_BG tPDH_BG Rising Edge Transition 2003 Semtech Corp. tR_BG Falling Edge Transition 4 www.semtech.com SC1210 POWER MANAGEMENT Pin Configuration Ordering Information Top View Device (1) P ackag e Temp Range (TJ) SO-8 0° to 125°C SC1210STR DRN 1 8 PGND TG 2 7 BG BST 3 6 VREG CO 4 5 VIN Note: (1) Only available in tape and reel packaging. A reel contains 2500 devices. (SO-8) Pin Descriptions Pin # Pin N ame 1 D RN 2 TG 3 BST Bootstrap pi n. A capaci tor i s connected between BST and D RN pi ns to develop the floati ng bootstrap voltage for the hi gh-si de MOSFET. The capaci tor value i s typi cally 1µF (cerami c). 4 CO Logi c level PWM i nput si gnal to the SC 1210 suppli ed by external controller. An i nternal 50kohm resi stor i s connected from thi s pi n to PGND . 5 VIN Supply power for LD O. C onnect to i nput power rai l of the converter. 6 VREG 7 BG 8 PGND 2003 Semtech Corp. Pin Function The drai n node of the low-si de MOSFET (or swi tchi ng node) of the synchronous buck converter. Output gate dri ve for the swi tchi ng (top) MOSFET. LD O output. D ecouple wi th 1µF to 4.7µF (cerami c) wi th lead length no more than 0.2" (5mm). Output gate dri ve for the synchronous (bottom) MOSFET. Ground. Keep thi s pi n close to the synchronous MOSFETs source. 5 www.semtech.com SC1210 POWER MANAGEMENT Block Diagram VIN LDO VREG UVLO BST TG CO CONTROL & OVERLAP PROT ECTION CIRCUIT DRN BG PGND 2003 Semtech Corp. 6 www.semtech.com SC1210 POWER MANAGEMENT Applications Information or heavy load conditions. At light load, it could force the converter to sink current. Upon turn-off of the top FET, the reversed inductor current has to be freewheeling through the body diode of the top FET instead of the bottom FET. As a result, the phase node voltage remains high. The SC1210 incorporates the ability by pulling the bottom gate to high internally, which over rides the adaptive circuit and turns the bottom FET on. The delay time from the PWM falling egde to the bottom gate turn-on is set at 200ns typically. THEOR Y OF OPERA TION THEORY OPERATION The SC1210 is a high speed, dual output driver designed to drive top and bottom MOSFETs in a synchronous Buck converter. It features adaptive delay for shoot-through protection, VID-on-Fly operation, and internal LDO for optimum gate drive voltage. These drivers combined with variety of Semtech PWM controllers form multi-phase voltage regulators for advanced microprocessors. UVLO Optimized Gat e Driv e V oltage Gate Drive Voltage A supply voltage has to be applied to VIN pin of the SC1210. The top and bottom gates are held low until VIN exceeds UVLO threshold of the driver. Then the top gate remains low and the bottom gate is pulled high to turn on the bottom FET. With the supply voltage in between 9V to 16V, an internal LDO is designed with the SC1210 to bring the voltage to a lower level for gate drive. An external Ceramic capacitor(1uF to 4.7uF) connected in between Vreg to ground is needed to decouple the LDO. The LDO output powers up the low gate driver, and the high gate drive is powered by the external bootstrap circuit. The LDO output voltage is set at 8.5V. The manufacture data and bench tested results show that, for low Rdson FETs run at applied load current, the optimum gate drive voltage is around 8.5V, where the total power losses of power FETs, including conduction loss, switching loss, and the gate drive loss, are minimized. Gat e TTransition ransition and Shoo ough Pr o t ection Gate Shoott Thr Through Pro Refer to the timing diagrams section, the rising edge of the PWM input initiates the bottom FET turn-off and the top FET turn-on. After a short propagation delay (tPDL_BG), the bottom gate begins to fall (tF_BG). An adaptive circuit in the SC1210 monitors the bottom gate voltage to drop below 1.4V. Then after a preset delay time (tPDH_TG) is expired, the top gate turns on. The delay time is set to be 20ns typically. This prevents the top FET from turning on until the bottom FET is off. During the transition, the inductor current is freewheeling through the body diode of either bottom FET or top FET, upon the direction of the inductor current. The phase node could be low (ground) or high (VIN). Thermal Shut Down The SC1210 will shut down by pulling both driver outputs low if its junction temperature, Tj, exceeds 155°C. COMPONENT SELECTION The falling edge of the PWM input controls the top FET turn-off and the bottom FET turn-on. After a short propagation delay (tPDL_TG), the top gate begins to fall (tF_TG). As the inductor current is commutated from the top FET to the body diode of the bottom FET, the phase node begins to fall. The adaptive circuit in the SC1210 detects the phase node voltage. It holds the bottom FET off until the phase node voltage has dropped below 1.0V. This prevents the top and bottom FETs from conducting simultaneously or shoot-through. Bootstrap Circuit The SC1210 uses an external bootstrap circuit to provide a voltage for the top FET drive. This voltage, referring to the Phase Node, is held up by a bootstrap capacitor. Typically, it is recommended to use a 1uF ceramic capacitor with 25V rating and a commonly available diode IN4148 for the bootstrap circuit. In addition, a small resistor may be added in between DRN of the SC1210 and the Phase Node. The resistor is used to allievate the stress of the SC1210 from exposing to the negative spike on the DRN pin. A negative spike could occur at VID-on-Fly Operation Certain new processors have required to changing the VID dynamically during the operation, or refered as VIDon-Fly operation. A VID-on-Fly can occur under light load 2003 Semtech Corp. 7 www.semtech.com SC1210 POWER MANAGEMENT Applications Information (Cont.) the Phase Node during the top FET turn-off due to parasitic inductance in the switching loop. The spike could be minimized with a careful PCB layout. In those applications with TO-220 package FETs, it is recommended to use a clamping diode on the DRN pin to mitigate the impact of the excessive phase node negative spike. Filters for Supply Power For VREG pin of the SC1210, it is recommended to use a 1uF to 4.7uF, 25V rating ceramic capacitor for decoupling. LA Y OUT GUIDELINES LAY The switching regulator is a high di/dt power circuit. Its Printed Circuit Board (PCB) layout is critical. A good layout can achieve an optimum circuit performance while minimized the component stress, resulting in better system reliability. For a multi-phase voltage regulator, the SC1210 driver, FETs, inductor, and supply decoupling capacitors in each phase have to be considered to yield a proper PCB layout. For the SC1210 driver, the following guidelines are typically recommended during PCB layout: 1. Place the SC1210 close to the FETs for shortest gate drive traces and ground return paths. 2. Connect bypass capacitors as close as possible to decoupling pins (VREG and VIN) and PGND. The trace length of the decoupling capacitor on VREG pin should be no more than 0.2” (5mm). 3. Locate the components of the bootstrap circuit close to the SC1210. 4. Provide a proper decoupling for the FETs to reduce the inductive kick seen by the DRN pin. 2003 Semtech Corp. 8 www.semtech.com SC1210 POWER MANAGEMENT OutlineDrawing Drawing- -SOIC-8 Power SOIC-8 Outline Land Pattern - SOIC-8 Contact Information Semtech Corporation Power Management Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804 2003 Semtech Corp. 9 www.semtech.com