LINER LTC6400-26

LTC6430-15
High Linearity Differential
RF/IF Amplifier/ADC Driver
Description
Features
50.0dBm OIP3 at 240MHz into a 100Ω Diff Load
n NF = 3.0dB at 240MHz
n 20MHz to 2000MHz Bandwidth
n 15.2dB Gain
n A-Grade 100% OIP3 Tested at 240MHz
n1.0nV/√Hz Total Input Noise
n S11 < –15dB Up to 1.2GHz
n S22 < –15dB Up to 1.2GHz
n>2.75V
P-P Linear Output Swing
n P1dB = 24.0dBm
n Insensitive to V
CC Variation
n100Ω Differential Gain-Block Operation
n Input/Output Internally Matched to 100Ω Diff
n Single 5V Supply
n DC Power = 800mW
n Unconditionally Stable
n4mm × 4mm, 24-Lead QFN Package
n
Applications
Differential ADC Driver
Differential IF Amplifier
n OFDM Signal Chain Amplifier
n50Ω Balanced IF Amplifier
n75Ω CATV Amplifier
n700MHz to 800MHz LTE Amplifier
n
n
The LTC®6430-15 is a differential gain block amplifier
designed to drive high resolution, high speed ADCs with
excellent linearity beyond 1000MHz and with low associated output noise. The LTC6430-15 operates from a single
5V power supply and consumes only 800mW.
In its differential configuration, the LTC6430-15 can directly
drive the differential inputs of an ADC. Using 1:2 baluns,
the device makes an excellent 50Ω wideband balanced
amplifier. While using 1:1.33 baluns, the device makes
a high fidelity 50MHz to 1000MHz 75Ω CATV amplifier.
The LTC6430-15 is designed for ease of use, requiring a
minimum of support components. The device is internally
matched to 100Ω differential source/load impedance. Onchip bias and temperature compensation ensure consistent
performance over environmental changes.
The LTC6430-15 uses a high performance SiGe BiCMOS
process for excellent repeatability compared with similar
GaAs amplifiers. All A-grade LTC6430-15 devices are tested
and guaranteed for OIP3 at 240MHz. The LTC6430-15 is
housed in a 4mm × 4mm, 24-lead, QFN package with an
exposed pad for thermal management and low inductance.
For a single-ended 50Ω IF gain block with similar performance, see the related LTC6431-15..
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Typical Application
OIP3 vs Frequency
50
Differential 16-Bit ADC Driver
5V
48
VCM
OIP3 (dBm)
46
RF
CHOKES
VCC = 5V
1:2
BALUN
ADC
LTC6430-15
50Ω
RSOURCE = 100Ω
DIFFERENTIAL
RLOAD = 100Ω
DIFFERENTIAL
FILTER
643015 TA01a
44
42
40
VCC = 5V
POUT = 2dBm/TONE
38
ZIN = ZOUT = 100Ω DIFF.
TA = 25°C
36
0
200
400
600
800
FREQUENCY (MHz)
1000
1200
643015 TA01b
643015f
1
LTC6430-15
Absolute Maximum Ratings
Pin Configuration
(Note 1)
Total Supply Voltage (VCC to GND)...........................5.5V
Amplifier Output Current (+OUT)..........................105mA
Amplifier Output Current (–OUT)..........................105mA
RF Input Power, Continuous, 50Ω (Note 2)........ +15dBm
RF Input Power, 100µs Pulse, 50Ω (Note 2).......+20dBm
Operating Temperature Range (TCASE) ....–40°C to 85°C
Storage Temperature Range................... –65°C to 150°C
Junction Temperature (TJ)..................................... 150°C
Lead Temperature (Soldering, 10 sec).................... 300°C
DNC
DNC
DNC
VCC
GND
+IN
TOP VIEW
24 23 22 21 20 19
DNC 1
18 +OUT
DNC 2
17 GND
DNC 3
16 T_DIODE
25
GND
DNC 4
15 DNC
13 –OUT
DNC
DNC
9 10 11 12
VCC
8
DNC
7
–IN
14 GND
DNC 6
GND
DNC 5
UF PACKAGE
24-LEAD (4mm × 4mm) PLASTIC QFN
TJMAX = 150°C, θJC = 40°C/W
EXPOSED PAD (PIN 25) IS GND, MUST BE SOLDERED TO PCB
Order Information
The LTC6430-15 is available in two grades. The A-grade guarantees a minimum OIP3 at 240MHz while the B-grade does not.
LEAD FREE FINISH
TAPE AND REEL
PART MARKING
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC6430AIUF-15#PBF
LTC6430AIUF-15#TRPBF
43015
24-Lead (4mm × 4mm) Plastic QFN
–40°C to 85°C
LTC6430BIUF-15#PBF
LTC6430BIUF-15#TRPBF
43015
24-Lead (4mm × 4mm) Plastic QFN
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on nonstandard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
DC Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω. Typical measured DC electrical
performance using Test Circuit A (Note 3).
SYMBOL PARAMETER
VS
Operating Supply Range
IS,TOT
Total Supply Current
IS,OUT
IVCC
Total Supply Current to OUT Pins
Current to VCC Pin
CONDITIONS
MIN
TYP
MAX
UNITS
4.75
5.0
5.25
V
126
93
160
l
190
216
mA
mA
112
79
146
l
176
202
mA
mA
12
11
14
l
22
26
mA
mA
All VCC Pins Plus +OUT and –OUT
Current to +OUT and –OUT
Either VCC Pin May Be Used
643015f
2
LTC6430-15
AC
Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω, unless otherwise noted (Note 3).
Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without de-embedding (Note 4).
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Small Signal
BW
–3dB Bandwidth
De-Embedded to Package (Low Frequency Cut-Off,
20MHz)
2000
MHz
S11
Differential Input Match, 25MHz to 2000MHz De-Embedded to Package
–10
dB
S21
Forward Differential Power Gain, 100MHz to
400MHz
De-Embedded to Package
15.1
dB
S12
Reverse Differential Isolation, 25MHz to
4000MHz
De-Embedded to Package
–19
dB
S22
Differential Output Match, 25MHz to 1600MHz De-Embedded to Package
–10
dB
Frequency = 50MHz
S21
Differential Power Gain
De-Embedded to Package
15.2
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
46.6
45.6
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–89.2
–87.2
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–82.0
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–95.3
dBc
P1dB
Output 1dB Compression Point
23.8
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
3.0
dB
Frequency = 140MHz
S21
Differential Power Gain
De-Embedded to Package
15.1
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
47.2
46.2
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–90.4
–88.4
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–82.6
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–94.7
dBc
P1dB
Output 1dB Compression Point
23.8
dBm
NF
Noise Figure
3.0
dB
De-Embedded to Package for Balun Input Loss
Frequency = 240MHz
S21
Differential Power Gain
De-Embedded to Package
l
14.5
14.3
15.1
16.5
16.5
dB
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 8MHz, ZO = 100Ω A-Grade
B-Grade
47.0
50.0
47.0
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 8MHz, ZO = 100Ω A-Grade
B-Grade
–90.0
–96.0
–90.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–80.5
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–87.0
dBc
P1dB
Output 1dB Compression Point
24.1
dBm
NF
Noise Figure
3.0
dB
De-Embedded to Package for Balun Input Loss
643015f
3
LTC6430-15
AC
Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω, unless otherwise noted (Note 3).
Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without de-embedding (Note 4).
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Frequency = 300MHz
S21
Differential Power Gain
De-Embedded to Package
15.1
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
48.5
47.5
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–93.0
–91.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–76.9
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–84.4
dBc
P1dB
Output 1dB Compression Point
23.7
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
3.2
dB
Frequency = 380MHz
S21
Differential Power Gain
De-Embedded to Package
15.1
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
47.5
46.5
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–91.0
–89.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–81.9
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–88.0
dBc
P1dB
Output 1dB Compression Point
23.2
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
3.2
dB
Frequency = 500MHz
S21
Differential Power Gain
De-Embedded to Package
15.0
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
47.2
46.2
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–90.4
–88.4
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–79.0
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–90.0
dBc
P1dB
Output 1dB Compression Point
23.4
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
3.5
dB
Frequency = 600MHz
S21
Differential Power Gain
De-Embedded to Package
15.0
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
46.5
45.5
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–89.0
–87.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–72.7
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–81.4
dBc
P1dB
Output 1dB Compression Point
NF
Noise Figure
23.1
dBm
De-Embedded to Package for Balun Input Loss
3.5
dB
De-Embedded to Package
14.9
dB
Frequency = 700MHz
S21
Differential Power Gain
643015f
4
LTC6430-15
AC
Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω, unless otherwise noted (Note 3).
Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without de-embedding (Note 4).
SYMBOL PARAMETER
CONDITIONS
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
MIN
45.3
44.3
TYP
MAX
UNITS
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–86.6
–84.6
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–71.4
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–79.5
dBc
P1dB
Output 1dB Compression Point
23.0
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
3.8
dB
Frequency = 800MHz
S21
Differential Power Gain
De-Embedded to Package
14.8
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
44.5
43.5
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–85.0
–83.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–71.2
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–76.7
dBc
P1dB
Output 1dB Compression Point
22.6
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
4.0
dB
Frequency = 900MHz
S21
Differential Power Gain
De-Embedded to Package
14.8
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
43.7
42.7
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–83.4
–81.4
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–71.7
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–76.5
dBc
P1dB
Output 1dB Compression Point
22.3
dBm
NF
Noise Figure
De-Embedded to Package for Balun Input Loss
4.2
dB
Frequency = 1000MHz
S21
Differential Power Gain
De-Embedded to Package
14.7
dB
OIP3
Output Third-Order Intercept Point
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
43.5
42.5
dBm
dBm
IM3
Third-Order Intermodulation
POUT = 2dBm/Tone, Δf = 1MHz, ZO = 100Ω A-Grade
B-Grade
–83.0
–81.0
dBc
dBc
HD2
Second Harmonic Distortion
POUT = 8dBm
–74.2
dBc
HD3
Third Harmonic Distortion
POUT = 8dBm
–86.0
dBc
P1dB
Output 1dB Compression Point
22.3
dBm
NF
Noise Figure
4.2
dB
De-Embedded to Package for Balun Input Loss
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: Guaranteed by design and characterization. This parameter is not tested.
Note 3: The LTC6430-15 is guaranteed functional over the case operating
temperature range of –40°C to 85°C.
Note 4: Small signal parameters S and noise are de-embedded to the
package pins, while large signal parameters are measured directly from the
test circuit.
643015f
5
LTC6430-15
Typical Performance Characteristics
TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω,
unless otherwise noted (Note 3). Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without
de-embedding (Note 4).
Differential Stability Factor K
vs Frequency Over Temperature
10
20
9
STABILITY FACTOR K (UNITLESS)
25
15
S11
S21
S12
S22
10
0
–5
–10
–15
–20
–25
8
7
6
5
4
3
500
1000 1500 2000
FREQUENCY (MHz)
2500
0
3000
0
–15
–20
500
1000
1500
FREQUENCY (MHz)
0
–15
14
–10
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
13
12
0
–30
2000
643015 G07
0
643015 G05
500
1000
1500
FREQUENCY (MHz)
2000
643015 G06
CM-DM Gain (S21DC)
vs Frequency Over Temperature
0
15
–5
–10
12
11
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
10
9
6
2000
–20
16
5
1250
643015 G03
–25
13
–25
1000
1500
FREQUENCY (MHz)
1000
1500
FREQUENCY (MHz)
450
850 1050
650
FREQUENCY (MHz)
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
–15
Common Mode Gain (S21CC)
vs Frequency Over Temperature
7
500
500
250
Differential Reverse Isolation
(S12DD) vs Frequency Over
Temperature
–5
8
0
50
643015 G02
14
–20
–30
0
5000
15
643015 G04
MAG S21CC (dB)
–10
3000
4000
2000
FREQUENCY (MHz)
0
10
2000
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
–5
1000
16
Differential Output Match (S22DD)
vs Frequency Over Temperature
MAG S22DD (dB)
0
11
0
3
Differential Gain (S21DD)
vs Frequency Over Temperature
MAG S21DD (dB)
MAG S11DD (dB)
–10
4
1
643015 G01
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
–5
5
2
2
Differential Input Match (S11DD)
vs Frequency Over Temperature
–25
6
1
0
TCASE =
–40°C
25°C
85°C
7
MAG S12DD (dB)
–30
8
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
MAG S21DC (dB)
MAG (dB)
5
Noise Figure vs Frequency
Over Temperature
NOISE FIGURE (dB)
Differential S Parameters
vs Frequency
0
500
1000
1500
FREQUENCY (MHz)
–15
–20
TCASE =
100°C
85°C
60°C
35°C
25°C
0°C
–20°C
–40°C
–25
–30
–35
–40
–45
2000
643015 G08
–50
0
500
1500
1000
FREQUENCY (MHz)
2000
643015 G09
643015f
6
LTC6430-15
Typical
Performance Characteristics
TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω,
unless otherwise noted (Note 3). Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without
de-embedding (Note 4).
OIP3 vs RF Power Out/Tone
Over Frequency
OIP3 vs Frequency
50
48
46
46
44
44
42
VCC = 5V
POUT = 2dBm/ TONE
38
ZIN = ZOUT = 100Ω DIFF.
TA = 25°C
36
0
200
400
600
800
FREQUENCY (MHz)
42
38
34
32
643015 G10
50
49
48
46
45
44
8
6
30
10
643015 G11
HD2 vs Frequency Over POUT
0
50
–10
41
–20
30
40
20
TONE SPACING (MHz)
ZIN = ZOUT = 100Ω
VCC = 5V
POUT = 2dBm/TONE TA = 25°C
0
–10
–20
–30
–40
TCASE =
85°C
60°C
25°C
0°C
–20°C
–30°C
–40°C
35
25
10
HD3 (dBc)
0
40
50
643015 G13
20
VCC = 5V
ZIN = ZOUT = 100Ω
TA = 25°C
–40
–50
–60
VSUP = 5V
POUT = 2dBm/TONE
fSPACE = 1MHz
ZIN = ZOUT = 100Ω
–70
–80
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
–90
643015 G14
HD3 vs Frequency Over POUT
–30
POUT = 6dBm
POUT = 8dBm
POUT = 10dBm
–40
–50
VCC = 5V
ZIN = ZOUT = 100Ω
TA = 25°C
–50
–60
–70
–60
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
643015 G15
HD4 vs Frequency Over POUT
POUT = 6dBm
POUT = 8dBm
POUT = 10dBm
VCC = 5V
ZIN = ZOUT = 100Ω
NOISE FLOOR LIMITED
–70
–80
–90
–80
–100
–90
–100
POUT = 6dBm
POUT = 8dBm
POUT = 10dBm
–30
HD4 (dBc)
42
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
643015 G12
55
30
400MHz
600MHz
800MHz
1000MHz
POUT = 2dBm/TONE
ZIN = ZOUT = 100Ω
TA = 25°C
32
HD2 (dBc)
OIP3 (dBm)
47
VCC = 4.5V
VCC = 4.75V
VCC = 5V
VCC = 5.25V
38
34
45
50MHz
100MHz
200MHz
300MHz
40
OIP3 vs Frequency Over
Temperature
51
43
42
36
30
–10 –8 –6 –4 –2 0 2 4
RF POUT (dBm/TONE)
1200
OIP3 vs Tone Spacing Over
Frequency
40
TCASE =
50MHz
100MHz
200MHz
300MHz
400MHz
600MHz
800MHz
1000MHz
40
36
1000
48
OIP3 (dBm)
44
40
OIP3 (dBm)
50
VCC = 5V
48 ZIN = ZOUT = 100Ω
T = 25°C
46 A
OIP3 (dBm)
OIP3 (dBm)
50
OIP3 vs Frequency Over
VCC Voltage
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
643015 G16
–110
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
643015 G17
643015f
7
LTC6430-15
Typical Performance Characteristics
TA = 25°C, VCC = 5V, ZSOURCE = ZLOAD = 100Ω,
unless otherwise noted (Note 3). Measurements are performed using Test Circuit A, measuring from 50Ω SMA to 50Ω SMA without
de-embedding (Note 4).
Output Power vs Input Power
Over Frequency
P1dB vs Frequency
25
25
VCC = 5V
ZIN = ZOUT = 100Ω
TA = 25°C
24
24
20
19
23
22
18
140
130
110
16
15
150
120
21
17
TCASE = 25°C
160
ITOT (mA)
21
Total Current (ITOT) vs VCC
170
22
P1dB (dBm)
OUTPUT POWER (dBm)
23
180
2
3
4
20
5 6 7 8 9 10 11 12
INPUT POWER (dBm)
0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz)
100
3
3.5
5
4.5
VCC (V)
4
643015 G19
643015 G18
5.5
6
6.5
643015 G20
100MHz, P1dB = 23.8dBm
200MHz, P1dB = 24.1dBm
400MHz, P1dB = 23.5dBm
600MHz, P1dB = 23.1dBm
800MHz, P1dB = 22.6dBm
1000MHz, P1dB = 22.3dBm
Total Current (ITOT)
vs Case Temperature
170
175
150
170
165
130
ITOT (mA)
TOTAL CURRENT (mA)
Total Current vs RF Input Power
110
90
70
160
155
150
145
VCC = 5V
TA = 25°C
50
–15
–10
–5
0
5
10
RF INPUT POWER (dBm)
15
20
643015 G21
VCC = 5V
140
20 40 60
–60 –40 –20 0
CASE TEMPERATURE (°C)
80
100
643015 G22
643015f
8
LTC6430-15
Pin Functions
GND (Pins 8, 14, 17, 23, Exposed Pad Pin 25): Ground.
For best RF performance, all ground pins should be connected to the printed circuit board ground plane. The
exposed pad (Pin 25) should have multiple via holes to
an underlying ground plane for low inductance and good
thermal dissipation.
+OUT (Pin 18): Positive Amplifier Output Pin. A transformer
with a center tap tied to VCC or a choke inductor tied to 5V
supply is required to provide DC current and RF isolation.
For best performance select a choke with low loss and
high self resonant frequency (SRF). See the Applications
Information section for more information.
+IN (Pin 24): Positive Signal Input Pin. This pin has an
internally generated 2V DC bias. A DC-blocking capacitor
is required. See the Applications Information section for
specific recommendations.
–OUT (Pin 13): Negative Amplifier Output Pin. A transformer with a center tap tied to VCC or a choke inductor is
required to provide DC current and RF isolation. For best
performance select a choke with low loss and high SRF.
–IN (Pin 7): Negative Signal Input Pin. This pin has an
internally generated 2V DC bias. A DC-blocking capacitor
is required. See the Applications Information section for
specific recommendations.
DNC (Pins 1 to 6, 10 to 12, 15, 19 to 21): Do Not Connect.
Do not connect these pins, allow them to float. Failure
to float these pins may impair the performance of the
LTC6430-15.
VCC (Pins 9, 22): Positive Power Supply. Either or both
VCC pins should be connected to the 5V supply. Bypass
the VCC pin with 1000pF and 0.1µF capacitors. The 1000pF
capacitor should be physically close to a VCC pin.
T_DIODE (Pin 16): Optional. A diode which can be forward
biased to ground with up to 1mA of current. The measured
voltage will be an indicator of the chip temperature.
Block Diagram
VCC
9, 22
BIAS AND TEMPERATURE
COMPENSATION
24
+IN
15dB
GAIN
+OUT
T_DIODE
7
–IN
15dB
GAIN
–OUT
18
16
13
GND
8, 14, 17, 23 AND PADDLE 25
643015 BD
643015f
9
LTC6430-15
Differential Application Test Circuit A (Balanced Amp)
RFIN
50Ω, SMA
+OUT
DNC
GND
DNC
–OUT
DNC
DNC
VCC
GND
R2
350Ω
T2
2:1
•
DNC
DNC
–IN
C2
1000pF
C3
1000pF
T_DIODE
LTC6430-15
DNC
C8
60pF
DNC
DNC
DNC
DNC
BALUN_A
L1
560nH
DNC
T1
1:2
GND
PORT
INPUT
+IN
R1
350Ω
VCC
C7
60pF
DNC
C1
1000pF
GND
Test Circuit A
C5
1nF
C4
1000pF
BALUN_A
PORT
OUTPUT
RFOUT
50Ω, SMA
L2
560nH
C6
0.1µF
VCC = 5V
BALUN_A = ADT2-IT FOR 50MHz TO 300MHz
BALUN_A = ADT2-1P FOR 300MHz TO 400MHz
BALUN_A = ADTL2-18 FOR 400MHz TO 1000MHz
ALL ARE MINI-CIRCUITS CD542 FOOTPRINT
•
643015 F01
Figure 1. Test Circuit A
Operation
The LTC6430-15 is a highly linear, fixed-gain amplifier
for differential signals. It can be considered a pair of 50Ω
single-ended devices operating 180 degrees apart. Its core
signal path consists of a single amplifier stage minimizing stability issues. The input is a Darlington pair for high
input impedance and high current gain. Additional circuit
enhancements increase the output impedance commensurate with the input impedance and minimize the effects
of internal Miller capacitance.
The LTC6430-15 uses a classic RF gain block topology,
with enhancements to achieve excellent linearity. Shunt
and series feedback elements are added to lower the input/
output impedance and match them simultaneously to the
source and load. An internal bias controller optimizes the
bias point for peak linearity over environmental changes.
This circuit architecture provides low noise, good RF power
handling capability and wide bandwidth; characteristics
that are desirable for IF signal-chain applications.
643015f
10
LTC6430-15
Applications Information
The LTC6430-15 is a highly linear fixed-gain amplifier
which is designed for ease of use. Both the input and
output are internally matched to 100Ω differential source
and load impedance from 20MHz to 1700MHz. Biasing and
temperature compensation are also handled internally to
deliver optimized performance. The designer need only
supply input/output blocking capacitors, RF chokes and
decoupling capacitors for the 5V supply. However, because
the device is capable of such wideband operation, a single
application circuit will probably not result in optimized
performance across the full frequency band.
Differential circuits minimize the common mode noise
and 2nd harmonic distortion issues that plague many
designs. Additionally, the LTC6430’s differential topology matches well with the differential inputs of an ADC.
However, evaluation of these differential circuits is difficult, as high resolution, high frequency, differential test
equipment is lacking.
Our test circuit is designed for evaluation with standard
single ended 50Ω test equipment. Therefore, 1:2 balun
transformers have been added to the input and output to
transform the LTC6430-15’s 100Ω differential source/load
impedance to 50Ω single-ended impedance compatible
with most test equipment.
Other than the balun, the evaluation circuit requires a
minimum of external components. Input and output DCblocking capacitors are required as this device is internally
biased for optimal operation. A frequency appropriate
choke and de-coupling capacitors provide DC bias to the
RF ±OUT nodes. Only a single 5V supply is necessary to
either of the VCC pins on the device. Both VCC pins are
connected inside the package. Two VCC pins are provided
for the convenience of supply routing on the PCB. An optional parallel 60pF, 350Ω input network has been added
to ensure low frequency stability.
The particular element values shown in Test Circuit A are
chosen for wide bandwidth operation. Depending on the
desired frequency, performance may be improved by
custom selection of these supporting components.
Choosing the Right RF Choke
Not all choke inductors are created equal. It is always important to select an inductor with low RLOSS as resistance
will drop the available voltage to the device. Also look for
an inductor with high self resonant frequency (SRF) as this
will limit the upper frequency where the choke is useful.
Above the SRF, the parasitic capacitance dominates and
the choke’s impedance will drop. For these reasons, wirewound inductors are preferred, while multilayer ceramic
chip inductors should be avoided for an RF choke if possible. Since the LTC6430-15 is capable of such wideband
operation, a single choke value will not result in optimized
performance across its full frequency band. Table 1 lists
common frequency bands and suggested corresponding
inductor values.
Table 1. Target Frequency and Suggested Inductor Value
INDUCTOR
VALUE
(nH)
SRF
(MHz)
MODEL
NUMBER
20 to 100
1500nH
100
0603LS
100 to 500
560nH
525
0603LS
500 t o 1000
100nH
1150
0603LS
1000 to 2000
51nH
1400
0603LS
FREQUENCY
BAND (MHz)
MANUFACTURER
Coilcraft
www.coilcraft.com
DC-Blocking Capacitor
The role of a DC-blocking capacitor is straightforward:
block the path of DC current and allow a low series impedance path for the AC signal. Lower frequencies require a
higher value of DC-blocking capacitance. Generally, 1000pF
to 10,000pF will suffice for operation down to 20MHz.
The LTC6430-15 linearity is insensitive to the choice of
blocking capacitor.
RF Bypass Capacitor
RF bypass capacitors act to shunt the AC signals to
ground with a low impedance path. They prevent the AC
signal from getting into the DC bias supply. It is best to
place the bypass capacitor as close as possible to the DC
supply pins of the amplifier. Any extra distance translates
into additional series inductance which lowers the effectiveness of the bypass capacitor network. The suggested
bypass capacitor network consists of two capacitors:
a low value 1000pF capacitor to shunt high frequencies
643015f
11
LTC6430-15
Applications Information
and a larger 0.1µF capacitor to handle lower frequencies.
Use ceramic capacitors of appropriate physical size for
each capacitance value (e.g., 0402 for the 1000pF, 0805
for the 0.1µF) to minimize the equivalent series resistance
(ESR) of the capacitor.
Low Frequency Stability
Most RF gain blocks suffer from low frequency instability. To avoid stability issues, the LTC6430-15, contains
an internal feedback network that lowers the gain and
matches the input and output impedance of the intrinsic
amplifier. This feedback network contains a series capacitor, whose value is limited by physical size. So, at some
low frequencies, this feedback capacitor looks like an open
circuit; the feedback fails, gain increases and gross impedance mismatches occur which can create instability. This
situation is easily resolved with a parallel capacitor and a
resistor network on the input. This is shown in Figure 1.
This network provides resistive loss at low frequencies
and is bypassed by the capacitor at the desired band of
operation. However, if the LTC6430-15 is preceded by
a low frequency termination, such as a choke or balun
transformer, the input stability network is not required.
A choke at the output can also terminate low frequencies
out-of-band and stabilize the device.
Exposed Pad and Ground Plane Considerations
As with any RF device, minimizing the ground inductance is
critical. Care should be taken with PC board layouts using
exposed pad packages, as the exposed pad provides the
lowest inductive path to ground. The maximum allowable
number of minimum diameter via holes should be placed
underneath the exposed pad and connected to as many
ground plane layers as possible. This will provide good RF
ground and low thermal impedance. Maximizing the copper
ground plane at the signal and microstrip ground will also
improve the heat spreading and lower inductance. It is a
good idea to cover the via holes with solder mask on the
backside of the PCB to prevent the solder from wicking
away from the critical PCB to exposed pad interface. One
to two ounces of copper plating is suggested to improve
heat spreading from the device.
Frequency Limitations
The LTC6430-15 is a wide bandwidth amplifier but it is not
intended for operation down to DC. The lower frequency
cutoff is limited by on-chip matching elements. The cutoff
may be arbitrarily pushed lower with off chip elements;
however, the translation between the low fixed DC common mode input voltage and the higher open collector
DC common mode output bias point make DC-coupled
operation impractical.
Test Circuit A
Test Circuit A, shown in Figure 1, is designed to allow for
the evaluation of the LTC6430-15 with standard singleended 50Ω test equipment. This allows the designer to
verify the performance when the device is operated differentially. This evaluation circuit requires a minimum of
external components. Since the LTC6430-15 operates over
a very wide band, the evaluation test circuit is optimized for
wideband operation. Obviously, for narrowband operation,
the circuit can be further optimized.
Input and output DC-blocking capacitors are required, as
this device is internally DC biased for optimal performance.
A frequency appropriate choke and decoupling capacitors
are required to provide DC bias to the RF output nodes
(+OUT and –OUT). A 5V supply should also be applied to
one of the VCC pins on the device.
Components for a suggested parallel 60pF, 350Ω stability network have been added to ensure low frequency
stability. The 60pF capacitance can be increased to improve
low frequency (<150 MHz) performance, however the
designer needs to be sure that the impedance presented
at low frequency will not create an instability.
643015f
12
LTC6430-15
Applications Information
Balanced Amplifier Circuit, 50Ω Input and 50Ω Output
the circuit as a comprehensive protection for any passive
element placed at the LTC6430-15 input. Its performance
degradation at low frequencies can be mitigated by increasing the 60pF capacitor’s value.
This balanced amplifier circuit is a replica of the Test
Circuit A. It is useful for single-ended 50Ω amplifier requirements and is surprisingly wideband. Using this balanced
arrangement and the frequency appropriate baluns, one
can achieve the intermodulation and harmonic performance
listed in the AC Electrical Characteristics specifications
of this data sheet. Besides its impressive intermodulation performance, the LTC6430-15 has impressive 2nd
harmonic suppression as well. This makes it particularly
well suited for multioctave applications where the 2nd
harmonic cannot be filtered.
Demo Boards 1774A-A and 1774A-B implement this
balanced amplifier circuit. It is shown in Figure 18 and
Figure 19.
Please note that a number of DNC pins are connected on
the evaluation board. These connections are not necessary
for normal circuit operation.
The evaluation board also includes an optional back to
back pair of baluns so that their losses may be measured.
This allows the designer to de-embed the balun losses and
more accurately predict the LTC6430-15 performance in
a differential circuit.
This balanced circuit example uses two Mini-Circuits 1:2
baluns. The baluns were chosen for their bandwidth and
frequency options that utilize the same package footprint
(see Table 2). A pair of these baluns, back-to-back has
less than 1.5dB of loss, so the penalty for this level of
performance is minimal. Any suitable 1:2 balun may be
used to create a balanced amplifier with the LTC6430-15.
Table 2. Target Frequency and Suggested 2:1 Balun
FREQUENCY BAND (MHz)
50 to 300
The optional stability network is only required when the
balun’s bandwidth reaches below 20MHz. It is included in
T1
1:2
ADT2-1P
400 to 1300
ADTL2-18
Mini-Circuits
www.minicircuits.com
DNC
GND
DNC
T_DIODE
LTC6430-15
DNC
R2
350Ω
OPTIONAL STABILITY
NETWORK
T2
2:1
DNC
–OUT
DNC
GND
DNC
DNC
• •
100Ω
DIFFERENTIAL
C4
1000pF
BALUN_A
DNC
DNC
–IN
C8
60pF
VCC
BALUN_A
C3
1000pF
+OUT
GND
100Ω
DIFFERENTIAL
L1
560nH
DNC
DNC
C2
1000pF
ADT2-1T
300 to 400
DNC
VCC
DNC
GND
+IN
R1
350Ω
RFIN
50Ω, SMA
MANUFACTURER
C7
60pF
C1
1000pF
PORT
INPUT
MODEL NUMBER
PORT
OUTPUT
RFOUT
50Ω, SMA
L2
560nH
C5
1000pF
C6
0.1µF
VCC = 5V
643015 F02
BALUN_A = ADT2-1T FOR 50MHz TO 300MHz
BALUN_A = ADT2-1P FOR 300MHz TO 400MHz
BALUN_A = ADTL2-18 FOR 400MHz TO 1300MHz
ALL ARE MINI-CIRCUITS CD542 FOOTPRINT
Figure 2. Balanced Amplifier Circuit, 50Ω Input and 50Ω Output
643015f
13
LTC6430-15
Applications Information
Driving the LTC2158, 14-Bit, 310Msps ADC with
1.25GHz of Bandwidth
Boasting high linearity, low associated noise and wide
bandwidth, the LTC6430-15 is well suited to drive high
speed, high resolution ADCs with over a GHz of input
bandwidth. To demonstrate its performance, the LTC643015 was used to drive an LTC2158 14-bit, 310Msps ADC
with 1.25GHz of input bandwidth in an undersampling
application. Typically, a filter is used between the ADC
driver amplifier and ADC input to minimize the noise
contribution from the amplifier. However, with the typical
SNR of higher sample rate ADCs, the LTC6430-15 can
drive them without any intervening filter, and with very
little penalty in SNR. This system approach has the added
benefit of allowing over two octaves of usable frequency
range. The LTC6430-15 driving the LTC2158, as shown
in the circuit in Figure 3, with band limiting provided
only by the 1.25GHz input BW of the ADC, still produces
64.4dB SNR, and offers IM performance that varies little
from 300MHz to 1GHz. At the lower end of this frequency
range, the IM contribution of the ADC and amplifier are
comparable, and the third-order IM products may be additive, or may see cancelation. At 1GHz input, the ADC is
dominant in terms of IM and noise contribution, limited
by internal clock jitter and high input signal amplitude.
Table 3 shows noise and linearity performance. Example
outputs at 380MHz and 1000MHz are shown in Figure 5,
Figure 6, Figure 7, Figure 8 and Figure 9.
As a final display of the utility of this LTC6430-15/LTC2158
combination with real world signals, Figure 9 shows a
wideband code division multiple access (WCDMA) signal
was introduced to the LTC6430-15/LTC2158 combination
at 830MHz. The output indicates an ACPR near 60dB calculated from the adjacent power on the upper side where
the filter stop band suppresses the contribution from
the generator. Please note that the adjacent channels on
the lower side are not suppressed as they are within the
passband of the filter.
The LTC6430-15 can directly drive the high speed ADC
inputs and settles quickly. Most feedback amplifiers require
protection from the sampling disturbances, the mixing
products that result from direct sampling. This is in part
due to the fact that unless the ADC input driving circuitry
offers settling in less than one-half clock cycle, the ADC
may not exhibit the expected linearity. If the ADC samples
the recovery process of an amplifier it will be seen as
distortion. If an amplifier exhibits envelope detection in
Table 3. LTC6430-15 and LTC2158 Combined Performance
Sample Rate
(Msps)
IM3
(Low, Hi)
(dBFS)
HD3
(3rd Harmonic)
(dBc)
SFDR
(dB)
SNR
(dB)
380
310
(–98, –105)
–80.2
68.7
61.8
533
307.2
–82.2
79.3
59.4
656
291.8
(–94, –92)
690
307.2
(–93, –92)
–80.8
70.5
58.2
842
307.2
–78
66.7
57.1
1000
307.2
–89.7
69.3
56.0
Frequency
(MHz)
(–83,–83)
643015f
14
LTC6430-15
Applications Information
VCM
5V
560nH
0402AF
60pF
GUANELLA
BALUN
1nF
150Ω
VCC = 5V
49.9Ω
1nF
350Ω
•
•
100nH
0402CS
LTC6430-15
LTC2158
MA/COM
ETC1-1-13
643015 F03
200ps
Figure 3. Wideband ADC Driver, LTC6430-15 Directly Driving the LTC2158 ADC
VCM
5V
560nH
0402AF
60pF
MINI-CIRCUITS
ADTL2-18
2:1 BALUN
1nF
VCC = 5V
49.9Ω
1nF
350Ω
•
•
LTC6430-15
100nH
0402CS
LTC2158
643015 F04
200ps
Figure 4. Wideband ADC Driver, LTC6430-15 Directly Driving the LTC2158 ADC—Alternative Using Mini Circuits 2:1 Balun
the presence of multi GHz mixing products, it will distort.
A band limiting filter would provide suppression from
those products beyond the capability of the amplifier, as
well as limit the noise bandwidth, however the settling of
the filter can be an issue. The LTC2158, at 310Msps only
allows 1.5ns settling time for any driver that is disturbed
by these transients.
This approach of removing the filter between the ADC
and driver amplifier offers many advantages. It opens
the opportunity to precede the amplifier with switchable
bandpass filters, without any need to change the critical
network between the drive amplifier and ADC. The trans-
mission line distances shown in the schematic are part
of the design, and are devised such that there are no
impedance discontinuities, and therefore no reflections,
in the distances between 75ps to 200ps from the ADC.
End termination can be immediately prior to, or preferably
after the ADC, and the amplifier should either be within
the 75ps inner boundary, or outside the 200ps distance.
Similarly, any shunt capacitor or resonator, including the
large pads required by some inductors with more than a
small fraction of 1pF, incorporated into a filter, should not
be in this range of distances from the ADC where reflections will impair performance. Transformers with large
643015f
15
LTC6430-15
Applications Information
pads should be avoided within these distances.
A 100nH shunt inductor at the ADC input approximates
the complex conjugate of the ADC sampling circuit, and in
doing so, improves power transfer and suppresses the low
frequency difference products produced by direct sampling
ADCs. If the entire frequency range from 300MHz to 1GHz
were of interest, a 100nH inductor at the input is acceptable,
but if interest is only in higher frequencies, performance
would be better if the input inductor is reduced in value.
If lower frequencies are of interest, a higher value up to
some 200nH may be practical, but beyond that range the
SRF of the inductor becomes an issue. As this inductor
is placed at different distances either before or after the
ADC inputs, the optimal value may change. In all cases, it
should be within 50ps of the ADC inputs. End termination
may be more than 200ps distant if after the ADC. If the
end termination were perfect, it could be at any distance
after the ADC. To terminate the input path after the ADC,
place the termination resistors on the back of the PCB. If
the input signal path is buried or on the back of the PCB,
termination resistors should be placed on the top of the
PCB to properly terminate after the ADC.
Although the ADC is isolated by a driver amplifier, care
must be taken when filtering at the amplifier input. Much
like MESFETs, high frequency mixing products are handled
well by the LTC6430. However, if there is no band limiting
after the LTC6430, these mixing products, reduced by
reverse isolation but subsequently reflected from a filter
prior to the LTC6430 and reamplified, can cause distortion. In such cases, the network will then be sensitive to
transmission line lengths and impedance characteristics
of the filter prior to the LTC6430. Diplexers or absorptive
filters can produce more robust results. An absorptive
filter or diplexer-like structure after the amplifier reduces
the sensitivity to the network prior to the amplifier, but the
same constraints previously outlined apply to the filter.
Figure 5. ADC Output: 1-Tone Test at 380MHz with 310Msps Sampling Rate Undersampled in the Third Nyquist Zone
643015f
16
LTC6430-15
Applications Information
Figure 6. ADC Output: 2-Tone Test at 380MHz with 310Msps Sampling Rate Undersampled in the Third Nyquist Zone
Figure 7. ADC Output: 1-Tone Test at 1000MHz with 307.2Msps Sampling Rate Undersampled in the Seventh Nyquist Zone
643015f
17
LTC6430-15
Applications Information
Figure 8. ADC Output: 2-Tone Test at 1000MHz with 307.2Msps Sampling Rate Undersampled in the Seventh Nyquist Zone
Figure 9. ADC Output: WCDMA Test at 830MHz IF Using 30MHz Wide Diplexer Prior to the LTC6430-15
643015f
18
LTC6430-15
Applications Information
50MHz to 1000MHz CATV Push-Pull Amplifier:
75Ω Input and 75Ω Output
DNC
GND
DNC
T_DIODE
LTC6430-15
DNC
–OUT
BALUN_A = TC1.33-282+ FOR 50MHz TO 1000MHz
MINI-CIRCUITS 1:1.33 BALUN
DNC
GND
DNC
DNC
C2
0.047µF
T2
1.33:1
100Ω
•
DIFFERENTIAL
DNC
DNC
DNC
BALUN_A
C3
0.047µF
+OUT
VCC
100Ω
DIFFERENTIAL
L1
560nH
DNC
DNC
DNC
VCC
+IN
DNC
GND
RFIN
75Ω,
CONNECTOR
T1
1:1.33
–IN
PORT
INPUT
GND
C1
0.047µF
C5
1000pF
C4
0.047µF
•
BALUN_A
PORT
OUTPUT
RFOUT
75Ω,
CONNECTOR
L2
560nH
C6
0.1µF
VCC = 5V
643015 F10
Figure 10. CATV Amplifier: 75Ω Input and 75Ω Output
Wide bandwidth, excellent linearity and low output noise
makes the LTC6430-15 an exceptional candidate for CATV
amplifier applications.
As expected, the LTC6430-15 works well in a push-pull
circuit to cover the entire 40MHz to 1000MHz CATV band.
Using readily available SMT baluns, the LTC6430-15 offers high linearity and low noise across the whole CATV
band. Remarkably, this performance is achieved with
only 800mW of power at 5V. Its low power dissipation
greatly reduces the heat sinking requirements relative to
traditional “block” CATV amplifiers.
The native LTC6430-15 device is well matched to 100Ω
differential impedance at both the input and the output.
Therefore, we can employ 1:1.33 surface mount (SMT)
baluns to transform its native 100Ω impedance to the
standard 75Ω CATV impedance, while retaining all the
exceptional characteristics of the LTC6430-15. In addition,
the balun’s excellent phase balance and the 2nd order
linearity of the LTC6430-15 combine to further suppress
2nd order products across the entire CATV band. As with
any wide bandwidth application, care must be taken when
selecting a choke. An SMT wire wound ferrite core inductor
was chosen for its low series resistance, high self resonant frequency (SRF) and compact size. An input stability
network is not required for this application as the balun
presents a low impedance to the LTC6430-15’s input at
low frequencies. Our resulting push-pull CATV amplifier
circuit is simple, compact, completely SMT and extremely
power efficient.
The LTC6430-15 push-pull circuit has 14.1dB of gain with
±0.4dB of flatness across the entire 50MHz to 1000MHz
band. It sports an OIP3 of 46dBm and a noise figure of
only 4.5dB. The CTB and CSO measurements have not
been taken as of this writing.
These characteristics make the LTC6430-15 an ideal
amplifier for head-end cable modem applications or CATV
distribution amplifiers. The circuit is shown in Figure 10,
with 75Ω “F” connectors at both input and output. The
evaluation board may be loaded with either 75Ω “F” connectors, or 75Ω BNC connectors, depending on the users
preference. Please note that the use of substandard connectors can limit usable bandwidth of the circuit.
643015f
19
LTC6430-15
Applications Information
50MHz to 1000MHz CATV Push-Pull Amplifier:
75Ω Input and 75Ω Output
0
–5
S22
MAG (dB)
MAG (dB)
–10
–15
S11
–20
–25
–30
0
200
400
600
800
FREQUENCY (MHz)
1000
1200
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Figure 12. CATV Amplifier Circuit,
Gain (S21) vs Frequency
10
S21
0
200
643015 F11
400
600
800
FREQUENCY (MHz)
1000
0
1200
0
200
643015 F12
400
600
800
FREQUENCY (MHz)
1000
1200
643015 F13
Figure 15. HD2 and HD3 Products
vs Frequency
HD2 AND HD3 (dBc)
OIP3 (dBm)
4
0
VCC = 5V, T = 25°C
–10 POUT = 8dBm/TONE
–20
46
42
38
34
–30
–40
–50
–60
–70
HD2 AVG
–80
–90
30
26
6
2
VCC = 5V, T = 25°C
POUT = 2dBm/TONE
50
VCC = 5V, T = 25°C
INCLUDES BALUN LOSS
8
Figure 14. CATV Amplifier Circuit,
OIP3 vs Frequency
54
Figure 13. CATV Amplifier Circuit,
Noise Figure vs Frequency
NOISE FIGURE (dB)
Figure 11. CATV Circuit, Input and
Output Return Loss vs Frequency
–100
0
200
400
600
FREQUENCY (MHz)
800
1000
643015 F14
–110
HD3 AVG
0
200
400
600
FREQUENCY (MHz)
800
1000
643015 F15
643015f
20
LTC6430-15
Applications Information
50MHz to 1000MHz CATV Push-Pull Amplifier:
75Ω Input and 75Ω Output
5
4
3
2
1
ECO
__
REVISION HISTORY
REV
DESCRIPTION
1
1ST PROTOTYPE
APPROVED
JOHN C.
DATE
06-26-12
D
D
L1=L2=560nH=COILCRAFT, PART#:0603LS-561XJLB
C5 VCC
1000pF
C10
1000pF
0603
C1
0.047uF
U1
T4
C7
0.047uF
R3
0
OPT
DNC
DNC
GND 14
-OUT 13
C19
OPT
MINI CIRCUIT
TC1.33-282+
3
4
1
6
C8
0.047uF
OUT
J2
L2
560nH
CON-RF-75 OHM
12
-IN
8
7
C2
0.047uF
DNC
LTC6430IUF-15
5 DNC
6 DNC
B
T_DIODE 16
DNC 15
11
3
VCC
4
10
J1
9
+IN
3 DNC
4 DNC
CON-RF-75 OHM
L1
560nH
+OUT 18
GND 17
GND
TC1.33-282+
1
DNC 21
DNC 20
DNC 19
1 DNC
2 DNC
MINI CIRCUIT
6
+IN 24
GND 23
VCC 22
T3
C9
0.1uF
0603
C
GND 25
C
VCC
C20
OPT
B
VCC
VCC
C11
0.1uF
0603
C6
1000pF
+5V
E6
C12
1000pF
0603
NOTE: UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE IN OHMS, 0402.
ALL CAPACITORS ARE 0402.
CUSTOMER NOTICE
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;
HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION. COMPONENT SUBSTITUTION AND PRINTED
CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY. CONTACT LINEAR
TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.
A
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
5
4
3
APPROVALS
PCB DES.
APP ENG.
TECHNOLOGY
AK.
JOHN C.
TITLE: SCHEMATIC
SIZE
N/A
SCALE = NONE
DATE:
2
1630 McCarthy Blvd.
Milpitas, CA 95035
Phone: (408)432-1900 www.linear.com
Fax: (408)434-0507
LTC Confidential-For Customer Use Only
CATV AMPLIFIER
IC NO.
LTC6430IUF-15
DEMO CIRCUIT 2032A
Thursday, September 06, 2012
A
REV.
1
SHEET 1
OF 1
1
Figure 16. LTC6430-15 CATV Circuit Schematic
Figure 17. LTC6430-15 CATV Evaluation Board
643015f
21
LTC6430-15
Applications Information
5
4
C13
1000pF
C1
1000pF
C
R13
*
R6
348
C7 VCC
1000pF
C8
62pF
R2
348
U1
R3
C2
1000pF
*0603
B
DNC
C9
62pF
12
*
GND
R14
0603
DNC
SMA-R
6 DNC
C22
0.1uF
C15
1000pF
C4
1000pF
T4
*
J10
3
5
J8
1
R18
L22
OPT
1008
* -OUT
0603
VCC
C23
0.1uF
VCC
+OUT
SMA-R
*
L2
560nH
*
SMA-R
6
R1
348
NOTE: UNLESS OTHERWISE SPECIFIED
*0603
*
0603
4
C
R4
R17
C21
1000pF
C3
1000pF
GND 14
-OUT 13
DNC
-IN
4 DNC
5 DNC
4
L1
560nH
T_DIODE 16
DNC 15
VCC
3
C14
1000pF
L11
OPT
1008
+OUT 18
GND 17
DNC
2 DNC
3 DNC
6
5
J9
*1
25
OPT
VCC
11
SMA-R
CAL OUT
10
*
DATE
12-13-11
SMA-R
GND
T3
1
9
1
+IN
APPROVED
JOHN C.
D
6
C17
1000pF
0603
J7
PRODUCTION
J6
DNC 21
DNC 20
DNC 19
4
2
3
5
8
3
E6
C12
62pF
DESCRIPTION
T2
C19
1000pF
C18
1000pF
5
REVISION HISTORY
REV
SEE BOM
4
-IN
GND
1
__
C16
1000pF
7
GND
R5
348
6
SMA-R
J18
C10
62pF
+IN 24
GND 23
VCC 22
SEE BOM
1
D
C11
1000pF
T1
J5
2
ECO
OPTIONAL CIRCUIT
CAL IN
3
J11
C5
1000pF
E3
B
+5V
+5V
C20
1000pF
1. ALL RESISTORS ARE IN OHMS, 0402.
ALL CAPACITORS ARE 0402.
*
A
ASSY
-A
-B
-C
ASSY
-A
-B
-C
U1
LTC6430IUF-15
LTC6430IUF-15
LTC6431IUF-15
C2,C4
1000pF, 0402
1000pF, 0402
OPT
5
FREQ.
100-300 MHz
400-1000 MHz
100-1200 MHz
C5
1000pF, 0603
1000pF, 0603
OPT
T3, T4
ADT2-1T+
ADTL2-18
OPT
C9
62pF
62pF
OPT
R3, R4
0 OHM
0 OHM
OPT
R13,R14,R17,R18
OPT
OPT
0 OHM
C14,C15
1000pF, 0402
OPT
OPT
4
C23
0.1uF
0.1uF
OPT
J8
STUFF
STUFF
OPT
L2
560nH
560nH
OPT
J10
OPT
OPT
STUFF
R1
348
348
OPT
CUSTOMER NOTICE
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;
HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION. COMPONENT SUBSTITUTION AND PRINTED
CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY. CONTACT LINEAR
TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
APPROVALS
PCB DES.
KIM T.
APP ENG.
JOHN C.
TECHNOLOGY
TITLE: SCHEMATIC
SIZE
N/A
SCALE = NONE
3
2
DATE:
1630 McCarthy Blvd.
Milpitas, CA 95035
Phone: (408)432-1900 www.linear.com
Fax: (408)434-0507
LTC Confidential-For Customer Use Only
IF AMP/ADC DRIVER
IC NO.
LTC643XIUF FAMILY
DEMO CIRCUIT 1774A
Wednesday, July 11, 2012
A
REV.
1
SHEET 1
OF 1
1
Figure 18. Demo Board 1774A Schematic
643015f
22
LTC6430-15
Applications Information
Figure 19. Demo Board 1774A PCB
643015f
23
LTC6430-15
Differential
S Parameters ZDIFF = 100Ω, T = 25°C, De-Embedded to Package Pins,
5V,
DD: Differential In to Differential Out
FREQUENCY
(MHz)
S11DD
(Mag)
S11DD
(Ph)
S21DD
(Mag)
S21DD
(Ph)
S12DD
(Mag)
S12DD
(Ph)
S22DD
(Mag)
S22DD
(Ph)
GTU
(Max)
STABILITY
(K)
23.5
–14.79
–83.75
15.59
166.68
–18.75
9.35
–14.74
–66.63
15.88
0.99
83.5
–22.74
–107.27
15.16
170.23
–18.67
–3.01
–22.99
–48.57
15.21
1.07
143
–23.62
–121.45
15.14
167.23
–18.74
–8.44
–24.91
–37.10
15.18
1.08
203
–23.66
–133.07
15.13
163.30
–18.81
–12.91
–25.64
–33.28
15.16
1.08
263
–22.92
–142.28
15.11
159.19
–18.85
–17.06
–26.20
–29.50
15.15
1.08
323
–22.64
–151.62
15.09
154.85
–18.93
–21.05
–26.12
–31.14
15.13
1.09
383
–21.56
–157.35
15.06
150.64
–18.97
–25.11
–25.59
–33.23
15.11
1.09
443
–20.69
–162.14
15.04
146.31
–19.05
–29.05
–24.66
–32.63
15.09
1.09
503
–19.70
–166.01
15.00
142.01
–19.12
–32.90
–23.61
–32.94
15.07
1.10
563
–18.85
–170.61
14.98
137.67
–19.21
–36.89
–22.75
–33.85
15.06
1.10
623
–18.10
–175.10
14.94
133.32
–19.28
–40.59
–21.89
–36.24
15.04
1.10
683
–17.59
–179.62
14.91
128.98
–19.37
–44.51
–21.10
–40.64
15.02
1.10
743
–17.07
176.30
14.88
124.59
–19.46
–48.37
–20.20
–45.87
15.01
1.10
803
–16.67
171.92
14.82
120.28
–19.57
–52.05
–19.19
–50.45
14.97
1.11
863
–16.24
168.04
14.80
115.83
–19.67
–56.02
–18.27
–55.85
14.97
1.11
923
–15.80
163.82
14.75
111.55
–19.82
–59.92
–17.40
–60.20
14.94
1.11
983
–15.42
160.15
14.72
107.07
–19.95
–63.56
–16.63
–65.14
14.94
1.12
1040
–15.03
156.56
14.67
102.65
–20.06
–67.32
–15.88
–70.73
14.92
1.12
1100
–14.74
153.02
14.62
98.25
–20.21
–71.16
–15.22
–76.33
14.91
1.12
1160
–14.47
149.97
14.59
93.56
–20.36
–74.78
–14.53
–82.33
14.90
1.13
1220
–14.22
147.29
14.52
89.20
–20.49
–78.43
–13.84
–88.47
14.87
1.13
1280
–13.96
144.60
14.50
84.43
–20.64
–82.16
–13.21
–94.61
14.89
1.13
1340
–13.71
142.54
14.40
79.82
–20.82
–85.95
–12.56
–100.71
14.84
1.14
1400
–13.46
140.50
14.36
75.06
–20.97
–89.58
–11.95
–106.83
14.84
1.14
1460
–13.21
138.25
14.25
70.23
–21.14
–93.14
–11.38
–113.18
14.79
1.14
1520
–12.93
136.52
14.12
65.45
–21.31
–96.91
–10.84
–119.34
14.72
1.15
1580
–12.69
134.85
14.00
60.83
–21.46
–100.58
–10.38
–125.57
14.65
1.16
1640
–12.44
132.91
13.83
55.62
–21.67
–104.18
–9.88
–131.85
14.56
1.17
1700
–12.08
130.90
13.61
51.75
–21.85
–107.65
–9.44
–138.66
14.41
1.18
1760
–11.83
128.75
13.48
46.46
–22.08
–111.59
–9.05
–145.10
14.35
1.20
1820
–11.59
126.05
13.15
42.83
–22.27
–114.99
–8.66
–151.89
14.10
1.23
1880
–11.26
123.96
13.04
38.17
–22.43
–118.70
–8.39
–158.77
14.05
1.23
1940
–11.04
121.35
12.74
34.51
–22.77
–122.54
–8.09
–165.44
13.83
1.28
2000
–10.77
118.82
12.52
30.70
–22.94
–125.55
–7.86
–172.29
13.67
1.31
2060
–10.50
116.06
12.44
27.13
–23.20
–129.50
–7.71
–178.95
13.66
1.33
2120
–10.25
113.21
12.13
23.32
–23.47
–132.67
–7.50
174.30
13.41
1.38
2180
–9.95
110.44
12.17
20.08
–23.67
–136.37
–7.38
167.79
13.51
1.38
2240
–9.66
107.44
11.95
15.44
–23.98
–139.65
–7.21
161.17
13.37
1.42
2300
–9.43
103.84
11.86
11.58
–24.24
–143.03
–7.10
154.86
13.33
1.45
643015f
24
LTC6430-15
Typical Applications
50Ω Input/Output Balanced Amplifier
BALUN_A = ADT2-1T FOR 50MHz TO 300MHz
BALUN_A = ADT2-1P FOR 300MHz TO 400MHz
BALUN_A = ADTL2-18 FOR 400MHz TO 1300MHz
ALL ARE MINI-CIRCUITS CD542 FOOTPRINT
DNC
DNC
DNC
–OUT
DNC
GND
DNC
R2
350Ω
T2
2:1
• •
100Ω
DIFFERENTIAL
C4
1000pF
BALUN_A
DNC
DNC
–IN
C2
1000pF
C3
1000pF
T_DIODE
LTC6430-15
DNC
C8
60pF
VCC
GND
DNC
BALUN_A
DNC
+OUT
DNC
DNC
100Ω
DIFFERENTIAL
RFIN
50Ω, SMA
L1
560nH
DNC
VCC
T1
1:2
GND
PORT
INPUT
+IN
R1
350Ω
GND
C7
60pF
C1
1000pF
PORT
OUTPUT
RFOUT
50Ω, SMA
L2
560nH
C6
0.1µF
C5
1000pF
VCC = 5V
OPTIONAL STABILITY
NETWORK
643015 TA02
16-Bit ADC Driver
DNC
+OUT
DNC
GND
DNC
T_DIODE
LOWPASS
FILTER
+IN
–IN
14- TO 16-BIT
ADC
DNC
DNC
DNC
–OUT
VCC
DNC
GND
GND
C2
1000pF
100Ω
DIFFERENTIAL
C4
1000pF
DNC
DNC
ETC1-1-13
1:1 TRANSFORMER
M/A-COM
•
LTC6430-15
DNC
BALUN_A
C3
1000pF
•
RFIN
50Ω, SMA
L1
220nH
DNC
DNC
VCC
DNC
+IN
T1
1:2
–IN
PORT
INPUT
GND
C1
1000pF
L2
220nH
BALUN_A = ADT2-1T FOR 50MHz TO 300MHz
BALUN_A = ADT2-1P FOR 300MHz TO 400MHz
BALUN_A = ADTL2-18 FOR 400MHz TO 1300MHz
ALL ARE MINI-CIRCUITS CD542 FOOTPRINT
C5
1000pF
C6
0.1µF
VCC = 5V
643015 TA03
643015f
25
LTC6430-15
Typical Applications
75Ω 50MHz to 1000MHz CATV Amplifier
T1
1:1.33
DNC
DNC
VCC
DNC
DNC
GND
DNC
T_DIODE
LTC6430-15
DNC
•
100Ω
DIFFERENTIAL
C4
0.047µF
DNC
–OUT
DNC
GND
DNC
DNC
C2
0.047µF
C3
0.047µF
T2
1.33:1
DNC
DNC
VCC
BALUN_A
L1
560nH
+OUT
GND
100Ω
DIFFERENTIAL
RFIN
75Ω,
CONNECTOR
GND
DNC
–IN
PORT
INPUT
+IN
C1
0.047µF
•
BALUN_A
PORT
OUTPUT
RFOUT
75Ω,
CONNECTOR
L2
560nH
BALUN_A = TC1.33-282+
FOR 50MHz TO 1000MHz
MINI-CIRCUITS 1:1.33
C5
1000pF
C6
0.1µF
VCC = 5V
643015 TA04
643015f
26
LTC6430-15
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
UF Package
24-Lead Plastic QFN (4mm × 4mm)
(Reference LTC DWG # 05-08-1697 Rev B)
0.70 ±0.05
4.50 ±0.05
2.45 ±0.05
3.10 ±0.05 (4 SIDES)
PACKAGE OUTLINE
0.25 ±0.05
0.50 BSC
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
4.00 ±0.10
(4 SIDES)
BOTTOM VIEW—EXPOSED PAD
R = 0.115
TYP
0.75 ±0.05
PIN 1 NOTCH
R = 0.20 TYP OR
0.35 × 45° CHAMFER
23 24
PIN 1
TOP MARK
(NOTE 6)
0.40 ±0.10
1
2
2.45 ±0.10
(4-SIDES)
(UF24) QFN 0105 REV B
0.200 REF
0.00 – 0.05
0.25 ±0.05
0.50 BSC
NOTE:
1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE, IF PRESENT
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
ON THE TOP AND BOTTOM OF PACKAGE
643015f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
27
LTC6430-15
Typical Application
Wideband Balanced Amplifier
5V
VCC = 5V
RF
1:2
TRANSFORMER
VIN
LTC6430-15
RS
50Ω
RSOURCE = 100Ω
DIFFERENTIAL
RLOAD = 100Ω
DIFFERENTIAL
2:1
TRANSFORMER
RL
50Ω
643015 TA05
Related Parts
PART NUMBER
DESCRIPTION
COMMENTS
Fixed Gain IF Amplifiers/ADC Drivers
LTC6431-15
50Ω Gain Block IF Amplifier
Single-Ended Version of LTC6431-15, 15.5dB Gain, 47dBm OIP3 at
240MHz into a 50Ω Load
LTC6417
1.6GHz Low Noise High Linearity Differential Buffer/ OIP3 = 41dBm at 300MHz, Can Drive 50W Differential Output High
ADC Driver
Speed Voltage Clamping Protects Subsequent Circuitry
LTC6400-8/LTC6400-14/
LTC6400-20/LTC6400-26
1.8GHz Low Noise, Low Distortion Differential
ADC Drivers
–71dBc IM3 at 240MHz 2VP-P Composite, IS = 90mA, AV = 8dB, 14dB,
20dB, 26dB
LTC6401-8/LTC6401-14/
LTC6401-20/LTC6401-26
1.3GHz Low Noise, Low Distortion Differential
ADC Drivers
–74dBc IM3 at 140MHz 2VP-P Composite, IS = 50mA, AV = 8dB, 14dB,
20dB, 26dB
LT6402-6/LT6402-12/
LT6402-20
300MHz Differential Amplifier/ADC Drivers
–71dBc IM3 at 20MHz 2VP-P Composite, AV = 6dB, 12dB, 20dB
LTC6410-6
1.4GHz Differential IF Amplifier with Configurable
Input Impedance
OIP3 = 36dBm at 70MHz, Flexible Interface to Mixer IF Port
LTC6416
2GHz, 16-Bit Differential ADC Buffer
–72dBc IM2 at 300MHz 2VP-P Composite, IS = 42mA, eN = 2.8nV/√Hz,
AV = 0dB, 300MHz } 0.1dB Bandwidth
LTC6420-20
Dual 1.8GHz Low Noise, Low Distortion Differential
ADC Drivers
Dual Version of the LTC6400-20, AV = 20dB
Variable Gain IF Amplifiers/ADC Drivers
LT6412
800MHz, 31dB Range Analog-Controlled VGA
OIP3 = 35dBm at 240MHz, Continuously Adjustable Gain Control
Baseband Differential Amplifiers
LTC6409
1.1nV/√Hz Single Supply Differential Amplifier/ADC
Driver
88dB SFDR at 100MHz, AC- or DC-Coupled Inputs
LTC6406
3GHz Rail-to-Rail Input Differential Amplifier/
ADC Driver
–65dBc IM3 at 50MHz 2VP-P Composite, Rail-to-Rail Inputs,
eN = 1.6nV/√Hz, 18mA
LTC6404-1/LTC6404-2
Low Noise Rail-to-Rail Output Differential Amplifier/ 16-Bit SNR, SFDR at 10MHz, Rail-to-Rail Outputs, eN = 1.5nV/√Hz,
ADC Driver
LTC6404-1 Is Unity-Gain Stable, LTC6404-2 Is Gain-of-Two Stable
LTC6403-1
Low Noise Rail-to-Rail Output Differential Amplifier/ 16-Bit SNR, SFDR at 3MHz, Rail-to-Rail Outputs, eN = 2.8nV/√Hz
ADC Driver
High Speed ADCs
LTC2208/LTC2209
16-Bit, 13Msps/160Msps ADC
74dBFS Noise Floor, SFDR > 89dB at 140MHz, 2.25VP-P Input
LTC2259-16
16-Bit, 80Msps ADC, Ultralow Power
72dBFS Noise Floor, SFDR > 82dB at 140MHz, 2.00VP-P Input
LTC2160-14/LTC2161-14/ 14-bit, 25Msps/40Msps/60Msps ADC Low Power
LTC2162-14
76.2 dBFS Noise Floor, SFDR > 84dB at 140MHz, 2.00VP-P Input
LTC2155-14/LTC2156-14/ 14-bit, 170Msps/210Msps/250Msps/310Msps
LTC2157-14/LTC2158-14 ADC 2-Channel
69dBFS Noise Floor, SFDR > 80dB at 140MHz, 1.50VP-P Input,
>1GHz Input BW
LTC2216
79dBFS Noise Floor, SFDR > 91dB at 140MHz, 75VP-P Input
16-Bit, 80Msps ADC
643015f
28
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com
LT 1212 • PRINTED IN USA
© LINEAR TECHNOLOGY CORPORATION 2012