SANYO ENA1734A

Ordering number : ENA1734A
STK672-440B-E
Thick-Film Hybrid IC
2-phase Stepping Motor Driver
Overview
The STK672-440B-E is a hybrid IC for use as a unipolar, 2-phase stepping motor driver with PWM current control.
Applications
• Office photocopiers, printers, etc.
Features
• Built-in motor terminal open detection function (output current OFF).
• Built-in overcurrent detection function (output current OFF).
• Built-in overheat detection function (output current OFF).
• FAULT1 signal (active low) is output when any of motor terminal open, overcurrent, or overheat is detected.
The FAULT2 signal is used to output the result of activation of protection circuit detection at 3 levels.
• Built-in power on reset function.
• A micro-step sine wave-driven driver can be activated merely by inputting an external clock.
• External pins can be used to select 2, 1-2 (including pseudo-micro), W1-2, 2 W1-2, or 4W1-2 excitation.
• The switch timing of the 4-phase distributor can be switched by setting an external pin (MODE3) to detect either the
rise and fall, or rise only, of CLOCK input.
• Phase is maintained even when the excitation mode is switched. Rotational direction switching function.
• Supports schmitt input for 2.5V high level input.
• Incorporating a current detection resistor (0.122Ω: resistor tolerance ±2%), motor current can be set using two
external resistors.
• The ENABLE pin can be used to cut output current while maintaining the excitation mode.
• With a wide current setting range, power consumption can be reduced during standby.
• No motor sound is generated during hold mode due to external excitation current control.
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to
"standard application", intended for the use as general electronics equipment (home appliances, AV equipment,
communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be
intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace
instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety
equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case
of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee
thereof. If you should intend to use our products for applications outside the standard applications of our
customer who is considering such use and/or outside the scope of our intended standard applications, please
consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our
customer shall be solely responsible for the use.
Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate
the performance, characteristics, and functions of the described products in the independent state, and are not
guarantees of the performance, characteristics, and functions of the described products as mounted in the
customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent
device, the customer should always evaluate and test devices mounted in the customer' s products or
equipment.
71311HKPC 018-11-0005/61610HKPC No.A1734-1/24
STK672-440B-E
Specifications
Absolute Maximum Ratings at Tc = 25°C
Parameter
Symbol
Conditions
Ratings
unit
Maximum supply voltage 1
VCC max
No signal
50
V
Maximum supply voltage 2
VDD max
No signal
-0.3 to +6.0
V
Input voltage
VIN max
Logic input pins
-0.3 to +6.0
V
Output current 1
IOP max
10μs, 1 pulse (resistance load)
20
A
Output current 2
IOH max
VDD=5V, CLOCK≥200Hz
3.5
A
Allowable power dissipation 1
PdMF max
With an arbitrarily large heat sink. Per MOSFET
8.3
W
Allowable power dissipation 2
PdPK max
No heat sink
3.1
W
Operating substrate temperature
Tc max
Metal surface temperature of the package
-20 to +105
°C
Junction temperature
Tj max
150
°C
Storage temperature
Tstg
-40 to +125
°C
Allowable Operating Ranges at Ta=25°C
Parameter
Symbol
Conditions
Ratings
unit
Operating supply voltage 1
VCC
With signals applied
0 to 46
V
Operating supply voltage 2
VDD
With signals applied
Input high voltage
VIH
Pins 10, 11, 12, 13, 14, 15, 17, VDD=5±5%
5±5%
V
2.5 to VDD
Input low voltage
VIL
Pins 10, 11, 12, 13, 14, 15, 17, VDD=5±5%
0 to 0.8
V
V
Output current
IOH
Tc=105°C, CLOCK≥200Hz
CLOCK frequency
fCL
Minimum pulse width: at least 10μs
Recommended Vref range
Vref
Tc=105°C
3.0
0 to 50
A
kHz
0.2 to 1.8
V
max
unit
Electrical Characteristics at Tc=25°C, VCC=24V, VDD=5.0V *1
Parameter
VDD supply current
Symbol
Conditions
ICCO
VDD=5.0V, ENABLE=Low
Output average current *2
Ioave
R/L=1Ω/0.62mH in each phase
FET diode forward voltage
Vdf
If=1A (RL=23Ω)
Output saturation voltage
Vsat
RL=23Ω
Control
Input voltage
input pin
5V level input
current
GND level input
current
min
typ
0.27
5.7
7.0
mA
0.32
0.37
A
1
1.6
V
0.25
0.38
V
VIH
Pins 10, 11, 12, 13, 14, 15, 17
2.5
VDD
V
VIL
Pins 10, 11, 12, 13, 14, 15, 17
-0.3
0.8
V
75
μA
10
μA
IILH
IILL
Pins 10, 11, 12, 13, 14, 15, 17=5V
Pins 10, 11, 12, 13, 14, 15, 17=GND
Vref input bias current
IIB
Pin 19 =1.0V
FAULT1
Output low voltage
VOLF
Pin 16 (IO=5mA)
pin
5V level leakage
current
IILF
FAULT2
Motor terminal
VOF1
pin
open detection
50
0.25
1
μA
0.5
V
10
μA
Pin 16 =5V
0.0
0.01
0.2
VOF2
2.4
2.5
2.6
VOF3
3.1
3.3
3.5
Pin 8 (when all protection functions have
been activated)
output voltage
Overcurrent
detection output
V
voltage
Overheat
detection output
voltage
Overheat detection temperature
TSD
PWM frequency
fc
Drain-source cut-off current
IDSS
Design guarantee
°C
144
41
48
VDS=100V, Pins 2, 6, 9, 18=GND
55
kHz
1
μA
Notes
*1: A fixed-voltage power supply must be used.
*2: The value for Ioave assumes that the lead frame of the product is soldered to the mounting circuit board.
Continued on next page.
No.A1734-2/24
STK672-440B-E
Continued from preceding page.
Parameter
4W1-2
2W1-2
4W1-2
2W1-2
Symbol
W1-2
Conditions
θ=15/16, 16/16
1-2
4W1-2
4W1-2
2W1-2
W1-2
A•B Chopper Current Ratio
4W1-2
4W1-2
2W1-2
2W1-2
W1-2
1-2
4W1-2
4W1-2
2W1-2
95
θ=12/16
93
θ=11/16
87
θ=10/16
83
77
71
*3
θ=7/16
64
θ=6/16
55
θ=5/16
47
θ=4/16
40
θ=3/16
30
θ=2/16
20
W1-2
4W1-2
4W1-2
97
θ=13/16
θ=8/16
2W1-2
2W1-2
θ=1/16
4W1-2
max
unit
100
θ=14/16
θ=9/16
4W1-2
4W1-2
typ
Vref
4W1-2
4W1-2
min
%
11
100
2
Notes
*3: The values given for Vref are design targets, no measurement is performed.
Package Dimensions
unit:mm (typ)
29.2
25.6
(20.47)
4.5
11.0
14.5
19
(3.5)
1
14.5
(R1.7)
7.2
14.4
(5.0)
(5.0)
(12.9)
2.0
1.0
(5.6)
0.52
18 1.0=18.0
4.2
0.4
8.2
(20.4)
No.A1734-3/24
STK672-440B-E
Derating Curve of Motor Current, IOH, vs. STK672-440B-E Operating Substrate Temperature, Tc
IOH - Tc
4.0
200Hz 2 phase excitation
Motor current, IOH - A
3.5
Hold mode
3.0
2.5
2.0
1.5
1.0
0.5
0
0
10
20
30
40
50
60
70
80
90
Operating Substrate Temperature, Tc- °C
100
110
ITF02574
Notes
• The current range given above represents conditions when output voltage is not in the avalanche state.
• If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-4** series hybrid ICs
given in a separate document.
• The operating substrate temperature, Tc, given above is measured while the motor is operating.
Because Tc varies depending on the ambient temperature, Ta, the value of IOH, and the continuous or intermittent
operation of IOH, always verify this value using an actual set.
• The Tc temperature should be checked in the center of the metal surface of the product package.
No.A1734-4/24
STK672-440B-E
Block Diagram
MOI
FAULT2
Vref
A
AB
B
BB
9
7
8
19
4
5
3
1
1÷4.9
MODE1 10
Excitation mode
selection
MODE2 11
Current divider
ratio switching
Phase
advance
counter
CWB 13
CLOCK 12
VDD
Rising edge / falling
edge detection
MODE3 17
F1
Phase
excitation
signal
generator
Power-on
reset
RESETB 14
VSS
Pseudo sine
wave generator
F3
F4
Overheating
detection
ENABLE 15
Overcurrent
detection
Latch
Oscillator
F2
Open
detection
Reference
clock
generator
PWM
control
FAULT1 16
S.G 18
SUB
2
P.G2
6
P.G1
Sample Application Circuit
STK672-440B-E
VDD=5V
9
10
11
17
2-phase stepping motor
CLOCK
12
ENABLE
15
CWB
13
MOI
7
3
14
1
4
5
RESETB
R01
C02
10μF
+
Vref
19
2
R02
8
16 18
A
AB
VCC=24V
B
BB
+
C01
at least 100μF
P.G2
P.GND
6
P.G1
S.G
FAULT1
FAULT2
No.A1734-5/24
STK672-440B-E
Precautions
[GND wiring]
• To reduce noise on the 5V/24V system, be sure to place the GND of C01 in the circuit given above as close as
possible to Pin 2 and Pin 6 of the hybrid IC.
In addition, in order to set the current accurately, the GND side of RO2 of Vref must be connected to the shared
ground terminal used by the Pin 18 (S.G) GND, P.G1 and P.G2.
[Input pins]
• If VDD is being applied, use care that each input pin does not apply a negative voltage less than -0.3V to S. GND,
Pin 18. Measures must also be taken so that a voltage equal to or greater than VDD is not input.
• High voltage input other than VDD, MOI, FAULT1, and FAULT2 is 2.5V.
• Pull-up resistors are not connected to input pins. Pull-down resistors are attached. When controlling the input to the
hybrid IC with the open collector type, be sure to connect a pull-up resistor (1 to 20kΩ).
Be sure to use a device (0.8V or less, low level, when IOL=5mA) for the open collector driver at this time that has an
output voltage specification such that voltage is pulled to less than 0.8V at low level.
• When using the power on reset function built into the hybrid IC, be sure to directly connect Pin 14 to VDD.
• We recommend attaching a 1,000pF capacitor to each input to prevent malfunction during high-impedance input. Be
sure to connect the capacitor near the hybrid IC, between Pin 18 (S, G).
When input is fixed low, directly connect to Pin 18. When input is fixed high, directly connect to VDD.
[Current setting Vref]
If the motor current is temporarily reduced, the circuit given below is recommended.
The variable voltage range of Vref input is 0.2 to 1.8V.
5V
5V
RO1
RO1
Vref
Vref
R3
RO2
R3
RO2
[Setting the motor current]
The motor current, IOH, is set using the Pin 19 voltage, Vref, of the hybrid IC. Equations related to IOH and Vref are
given below.
Vref ≈ (RO2 ÷ (RO2+RO1))×VDD(5V) ························································· (1)
IOH ≈ (Vref ÷ 4.9) ÷ Rs ·················································································· (2)
The value of 4.9 in Equation (2) above represents the Vref voltage as divided by a circuit inside the control IC.
Rs: 0.122Ω (Current detection resistor inside the hybrid IC)
No.A1734-6/24
STK672-440B-E
• Motor current peak value IOH setting
IOH
0
[Smoke Emission Precuations]
If Pin 18 (S.G terminal) is attached to the PCB without using solder, overcurrent may flow into the MOSFET at
VCCON (24V ON), causing the STK672-440B-E to emit smoke because 5V circuits cannot be controlled.
Function Table
M2
M1
M3
1
0
0
0
1
1
0
1
0
1
2-phase excitation
1-2-phase excitation
W1-2 phase
2W1-2 phase
selection
(IOH=100%)
excitation
excitation
1-2 phase excitation
W1-2 phase
2W1-2 phase
4W1-2 phase
(IOH=100%, 71%)
excitation
excitation
excitation
CLOCK Edge Timing for
Phase Switching
CLOCK rising edge
CLOCK both edges
IOH=100% results in the Vref voltage setting, IOH.
During 1-2 phase excitation, the hybrid IC operates at a current setting of IOH=100% when the CLOCK signal rises.
Conversely, pseudo micro current control is performed to control current at IOH=100% or 71% at both edges of the
CLOCK signal.
CWB pin
Forward/CW
0
Reverse/CCW
1
ENABLE • RESETB pin
ENABLE
Motor current cut: Low
RESETB
Active Low
No.A1734-7/24
STK672-440B-E
Timing Charts
2-phase excitation timing charts (M3=1)
M1
M2
M3
1-2-phase excitation timing charts (M3=1)
M1
0
M2
0
1
0
M3
CWB
CWB
CLK
CLK
MOSFET Gate Signal
RESET
MOSFET Gate Signal
RESET
A
A
B
B
MOI
0
1
0
A
A
B
B
MOI
100%
Comparator Reference Voltage
Comparator Reference Voltage
100%
1
0
71%
A phase
Vref
100%
71%
B phase
Vref
71%
A phase
Vref
100%
71%
B phase
Vref
ITF02580
W1-2-phase excitation timing charts (M3=1)
M1
M2
M3
ITF02581
2W1-2-phase excitation timing charts (M3=1)
M1
0
1
0
1
0
M2
M3
CWB
CWB
CLK
CLK
A
A
B
B
MOI
100%
92%
Comparator Reference Voltage
Comparator Reference Voltage
MOSFET Gate Signal
RESET
MOSFET Gate Signal
RESET
71%
40%
A phase
Vref
100%
92%
71%
40%
B phase
1
0
1
0
1
0
A
A
B
B
MOI
100%
97%
92%
83%
71%
55%
40%
20%
A phase
Vref
100%
97%
92%
83%
71%
55%
40%
20%
B phase
Vref
Vref
ITF02582
ITF02583
No.A1734-8/24
STK672-440B-E
1-2-phase excitation timing charts (M3=0)
M1
M2
M3
W1-2-phase excitation timing charts (M3=0)
M1
0
M2
0
M3
0
CWB
CWB
CLK
CLK
MOSFET Gate Signal
RESET
MOSFET Gate Signal
RESET
A
A
B
B
MOI
0
A
B
B
MOI
100%
92%
Comparator Reference Voltage
Comparator Reference Voltage
A phase
0
A
100%
71%
1
0
71%
40%
A phase
Vref
100%
71%
B phase
Vref
100%
92%
71%
40%
B phase
Vref
Vref
ITF02584
2W1-2-phase excitation timing charts (M3=0)
M1
M2
M3
ITF02585
4W1-2-phase excitation timing charts (M3=0)
M1
0
1
0
M2
M3
0
CWB
CWB
CLK
CLK
A
A
B
B
MOI
100%
97%
92%
83%
71%
55%
Comparator Reference Voltage
Comparator Reference Voltage
MOSFET Gate Signal
RESET
MOSFET Gate Signal
RESET
40%
20%
A phase
Vref
100%
97%
92%
83%
71%
55%
40%
20%
B phase
1
0
1
0
0
A
A
B
B
MOI
97%
92%
83%
71%
100%
95%
88%
77%
64%
55%
47%
40%
30%
20%
11%
A phase
97%
92%
83%
71%
Vref
100%
95%
88%
77%
64%
55%
47%
40%
30%
20%
11%
B phase
Vref
Vref
ITF02586
ITF02587
No.A1734-9/24
STK672-440B-E
Usage Notes
1. I/O Pins and Functions of the Control Block
[Pin description]
HIC pin
Pin Name
7
MOI
Output pin for the excitation monitor
Function
19
Vref
Current value setting
10
MODE1
11
MODE2
17
MODE3
12
CLOCK
13
CWB
14
RESETB
System reset
15
ENABLE
Motor current OFF
16
FAULT1
8
FAULT2
Excitation mode selection
External CLOCK (motor rotation instruction)
Sets the direction of rotation of the motor axis
Motor terminal open/Overcurrent/over-heat detection output
Description of each pin
[CLOCK (Phase switching clock)]
Input frequency: DC-20kHz (when using both edges) or DC-50kHz (when using one edge)
Minimum pulse width: 20μs (when using both edges) or 10μs (when using one edge)
Pulse width duty: 40% to 50%
Both edge, single edge operation
M3:1 The excitation phase moves one step at a time at the rising edge of the CLOCK pulse.
M3:0 The excitation phase moves alternately one step at a time at the rising and falling edges of the CLOCK pulse.
[CWB (Motor direction setting)]
When CWB=0: The motor rotates in the clockwise direction.
When CWB=1: The motor rotates in the counterclockwise direction.
Do not allow CWB input to vary during the 7μs interval before and after the rising and falling edges of CLOCK input.
[ENABLE (Forcible OFF control of excitation drive output A, AB, B, and BB, and selecting operation/hold status
inside the HIC)]
ENABLE=1: Normal operation
When ENABLE=0: Motor current goes OFF, and excitation drive output is forcibly turned OFF.
The system clock inside the HIC stops at this time, with no effect on the HIC even if input pins other than RESET
input vary. In addition, since current does not flow to the motor, the motor shaft becomes free.
If the CLOCK signal used for motor rotation suddenly stops, the motor shaft may advance beyond the control position
due to inertia. A SLOW DOWN setting where the CLOCK cycle gradually decreases is required in order to stop at the
control position.
[MODE1, MODE2, and MODE3 (Selecting the excitation mode, and selecting one edge or both edges of the CLOCK)]
Excitation select mode terminal (See the sample application circuit for excitation mode selection), selecting the
CLOCK input edge(s).
Mode setting active timing
Do not change the mode within 7μs of the input rising or falling edge of the CLOCK signal.
[RESETB (System-wide reset)]
The reset signal is formed by the power-on reset function built into the HIC and the RESETB terminal.
When activating the internal circuits of the HIC using the power-on reset signal within the HIC, be sure to connect Pin
14 of the HIC to VDD.
No.A1734-10/24
STK672-440B-E
[Vref (Voltage setting to be used for the current setting reference)]
• Pin type: Analog input configuration
Input voltage is in the voltage range of 0.2V to 1.8V.
[Input timing]
The control IC of the driver is equipped with a power on reset function capable of initializing internal IC operations
when power is supplied. A 4V typ setting is used for power on reset. Because the specification for the MOSFET gate
voltage is 5V±5%, conduction of current to output at the time of power on reset adds electromotive stress to the
MOSFET due to lack of gate voltage. To prevent electromotive stress, be sure to set ENABLE=Low while VDD,
which is outside the operating supply voltage, is less than 4.75V.
In addition, if the RESETB terminal is used to initialize output timing, be sure to allow at least 10μs until CLOCK
input.
4Vtyp
3.8Vtyp
Control IC power (VDD) rising edge
Control IC power on reset
RESETB signal input
No time specification
ENABLE signal input
CLOCK signal input
At least 10μs
At least 10μs
ENABLE, CLOCK, and RESETB Signals Input Timing
[Configuration of control block I/O pins]
<Configuration of the MODE1, MODE2, MODE3, CLOCK,
CWB, ENABLE, and RESETB input pins>
5V
10kΩ
Input pin
100kΩ
VSS
Output pin
Pin 8
<Configuration of the FAULT2 pin>
5V
50kΩ
50kΩ
Motor terminal open
50kΩ
Overcurrent
Overheating
(The buffer has an open drain configuration.)
The input pins of this driver all use Schmitt input. Typical specifications at Tc=25°C are given below. Hysteresis
voltage is 0.3V (VIHa-VILa).
When rising
When falling
1.8Vtyp
1.5Vtyp
Input voltage
VIHa
VILa
No.A1734-11/24
STK672-440B-E
Input voltage specifications are as follows.
VIH=2.5Vmin
VIL=0.8Vmax
<Configuration of the Vref input pin>
<Configuration of the FAULT1 output pin>
5V
Output pin
Pin 16
Vref/4.9
-
Motor terminal open
Overcurrent
Overheating
+
Amplifier
VSS
Input pin
Pin 19
VSS
<FAULT1, FAULT2 output>
FAULT1 Output
FAULT1 is an open drain output. It outputs low level when any of motor terminal open, overcurrent, or overheat is
detected.
FAULT2 output
Output is resistance divided (3 levels) and the type of abnormality detected is converted to the corresponding output
voltage.
• Motor terminal open: 10mV (typ)
• Overcurrent: 2.5V (typ)
• Overheat: 3.3V (typ)
Abnormality detection can be released by a RESETB operation or turning VDD voltage on/off.
[MOI output]
The output frequency of this excitation monitor pin varies depending on the excitation mode. For output operations, see
the timing chart.
No.A1734-12/24
STK672-440B-E
2. STK672-432B-E/442B-E/440B-E overcurrent detection, overheat detection, and motor terminal open detection
functions
Each detection function operates using a latch system and turns output off. Because a RESET signal is required to
restore output operations, once the power supply, VDD, is turned off, you must either again apply power on reset with
VDDON or apply a RESETB=High→Low→High signal.
[Motor terminal open detection]
This hybrid IC is equipped with a function for detecting open output terminals to prevent thermal destruction of the
MOSFET due to repeated avalanche operation that occurs when an output terminal connected to the motor is open.
The open condition is determined by checking the presence or absence of the flyback current that flows in the motor
inductance during the off period of the PWM cycle.
Detection is performed by using the fact that the flyback current does not flow when a motor terminal is open.
Terminal open
Used to set the motor current
Current detection
resistor voltage
0V (GND potential)
Used for open detection
(Negative current does not flow
when the terminal is open.)
MOSFET gate signal
PWM period
When the current level drops, the difference with the GND potential decreases, making detection difficult. The motor
current that can be detected by motor terminal open detection is 1.1A or more with the STK672-432B-E and 1.4A or
more with the STK672-442B-E/440B-E.
<Notes on the ENABLE high edge>
When ENABLE changes from low to high and the STK672-4XXB-E performs constant-current PWM operation
that flows a negative current during the 30μs period after the high edge, open detection may activate and stop the
driver.
The motor current setting voltage Vref must be set so that PWM operation is not performed within a period of 30μs
after the high edge.
If the motor current setup voltage is set for the rated motor current, PWM operation is not performed during this
30μs period after the high edge, so this is not a problem.
In addition, there is no problem with operation that lowers the current setting Vref after the motor rated current is
reached as shown in the diagram on the following page.
Whether constant-current PWM operation is performed during the 30μs period after the high edge can be judged by
substituting the motor L and R values into the formula on the following page.
Vref= (R02÷ (R01+R02)) ×5V (or 3.3V)
IOH1= (Vref÷4.9) ÷Rs
IOH1: Motor current value to be set
IOH2= (VCC÷R) × (1-e-tR/L)
IOH2: Current value 30μs after the ENABLE high edge
⇒ Judgment standard: IOH1>IOH2
R01, R02, 5V (or 3.3V): See the Sample Application Circuit documents.
Rs: Current detection resistance value (Ω)
VCC: Motor supply voltage (V)
R: Motor winding resistance (Ω)
L: Motor winding inductance (H)
⇒ There is no problem if the IOH2 obtained by substituting t = 30μs and the motor L and R values is smaller than
the current setting value IOH1.
No.A1734-13/24
STK672-440B-E
ENABLE
Vref
Output current
Constant-current PWM operation must not be performed for 30μs or less.
<Connection of capacitors between output pins and GND prohibited>
Capacitors must not be connected between the phase A (pin 4), phase AB (pin 5), phase B (pin 3) and phase BB
(pin 1) outputs and GND. What happens if capacitors are connected is that open-circuit detection may be triggered
by the discharge current of the capacitors when the internal MOSFET is set ON. This current is not an inductance
current generated by the motor winding but a capacitor current so a negative current will not flow to the other phase
in each pair of phases, possibly causing the driver to shut down.
<Excessive external noise>
If, when the motor current rises prior to the PWM operation, a spike-shaped current exceeding the Vref-setting
current is generated by excessive external noise, for instance, before the current level (1.1A for the STK672-432B-E,
1.4A for the STK672-442B-E and 440B-E motor drivers) at which motor pin open-circuiting can be detected is
reached, the internal MOSFET is set OFF. Since the MOSFET has been set OFF before the actual motor current
reaches 1.1A (or 1.4A), the level of the negative current subsequently flowing to the other phase in each pair of
phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be
triggered.
During normal constant-current PWM operation, the duration of 1.25μs, which is equivalent to 6% of the initial
operation in the PWM period, corresponds to the section where the current is not detected, and this ensures that no
current is detected for the linking part of the current that is generated in this section. The no-current detection
section is not synchronized at the current rise prior to the PWM operation so when a spike-shaped current exceeding
the Vref-setting current is generated, the MOSFET is set OFF at the stage where the level of the actual motor
current is low. As a result, the level of the negative current subsequently flowing to the other phase in each pair of
phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be
triggered.
Spike-shaped current
Vref setting
current (IOH)
Motor
current
Current level at
which opencircuiting is
detected
No-current detection time (1.25μs typ)
PWM period
No.A1734-14/24
STK672-440B-E
[Overcurrent detection]
This hybrid IC is equipped with a function for detecting overcurrent that arises when the motor burns out or when there
is a short between the motor terminals.
Overcurrent detection occurs at 3.4A typ with the STK672-432B-E, and 5.0A typ with the STK672-442B-E/440B-E.
Current when motor terminals are shorted
PWM period
Set motor
current,
IOH
Overcurrent detection
IOHmax
MOSFET all OFF
No detection interval
(1.25μs typ)
Normal operation
1.25μs typ
Operation when motor pins are shorted
Overcurrent detection begins after an interval of no detection (a dead time of 1.25μs typ) during the initial ringing part
during PWM operations. The no detection interval is a period of time where overcurrent is not detected even if the
current exceeds IOH.
[Overheat detection]
Rather than directly detecting the temperature of the semiconductor device, overheat detection detects the temperature
of the aluminum substrate (144°C typ).
Within the allowed operating range recommended in the specification manual, if a heat sink attached for the purpose of
reducing the operating substrate temperature, Tc, comes loose, the semiconductor can operate without breaking.
However, we cannot guarantee operations without breaking in the case of operations other than those recommended,
such as operations at a current exceeding IOH max that occurs before overcurrent detection is activated.
No.A1734-15/24
STK672-440B-E
3. STK672-440B-E Allowable Avalanche Energy Value
(1) Allowable Range in Avalanche Mode
When driving a 2-phase stepping motor with constant current chopping using an STK672-4** Series hybrid IC,
the waveforms shown in Figure 1 below result for the output current, ID, and voltage, VDS.
VDSS: Voltage during avalanche operations
VDS
IOH: Motor current peak value
IAVL: Current during avalanche operations
ID
tAVL: Time of avalanche operations
ITF02557
Figure 1 Output Current, ID, and Voltage, VDS, Waveforms 1 of the STK672-4** Series when Driving a 2Phase Stepping Motor with Constant Current Chopping
When operations of the MOSFET built into STK672-4** Series ICs is turned off for constant current chopping,
the ID signal falls like the waveform shown in the figure above. At this time, the output voltage, VDS, suddenly
rises due to electromagnetic induction generated by the motor coil.
In the case of voltage that rises suddenly, voltage is restricted by the MOSFET VDSS. Voltage restriction by
VDSS results in a MOSFET avalanche. During avalanche operations, ID flows and the instantaneous energy at
this time, EAVL1, is represented by Equation (3-1).
EAVL1=VDSS×IAVL×0.5×tAVL ------------------------------------------- (3-1)
VDSS: V units, IAVL: A units, tAVL: sec units
The coefficient 0.5 in Equation (3-1) is a constant required to convert the IAVL triangle wave to a
square wave.
During STK672-4** Series operations, the waveforms in the figure above repeat due to the constant current
chopping operation. The allowable avalanche energy, EAVL, is therefore represented by Equation (3-2) used to
find the average power loss, PAVL, during avalanche mode multiplied by the chopping frequency in Equation
(3-1).
PAVL=VDSS×IAVL×0.5×tAVL×fc ------------------------------------------- (3-2)
fc: Hz units (fc is set to the PWM frequency of 50kHz.)
For VDSS, IAVL, and tAVL, be sure to actually operate the STK672-4** Series and substitute values when
operations are observed using an oscilloscope.
Ex. If VDSS=110V, IAVL=1A, tAVL=0.2μs when using a STK672-440B-E driver, the result is:
PAVL=110×1×0.5×0.2×10-6×50×103=0.55W
VDSS=110V is a value actually measured using an oscilloscope.
The allowable loss range for the allowable avalanche energy value, PAVL, is shown in the graph in Figure 3.
When examining the avalanche energy, be sure to actually drive a motor and observe the ID, VDSS, and tAVL
waveforms during operation, and then check that the result of calculating Equation (3-2) falls within the
allowable range for avalanche operations.
No.A1734-16/24
STK672-440B-E
(2) ID and VDSS Operating Waveforms in Non-avalanche Mode
Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result
during actual operations.
Factors causing avalanche are listed below.
• Poor coupling of the motor’s phase coils (electromagnetic coupling of A phase and AB phase, B phase and
BB phase).
• Increase in the lead inductance of the harness caused by the circuit pattern of the P.C. board and motor.
• Increases in VDSS, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24V to 36V.
If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as
shown in Figure 2.
Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss
range of PAVL shown in Figure 3.
VDS
IOH: Motor current peak value
ID
ITF02558
Figure 2 Output Current, ID, and Voltage, VDS, Waveforms 2 of the STK672-4** Series when Driving
a 2-Phase Stepping Motor with Constant Current Chopping
Average power loss in the avalanche state, PAVL- W
Figure 3 Allowable Loss Range, PAVL-IOH During STK672-440B-E Avalanche Operations
PAVL - IOH
5.0
4.5
4.0
Tc=
80°
C
3.5
3.0
105
°C
2.5
2.0
1.5
1.0
0.5
0
0
0.5
1.0
1.5
2.0
2.5
Motor current, IOH - A
3.0
3.5
ITF02575
Note:
The operating conditions given above represent a loss when driving a 2-phase stepping motor with constant current
chopping.
Because it is possible to apply 3W or more at IOH=0A, be sure to avoid using the MOSFET body diode that is used to
drive the motor as a zener diode.
No.A1734-17/24
STK672-440B-E
4. Calculating STK672-440B-E HIC Internal Power Loss
The average internal power loss in each excitation mode of the STK672-440B-E can be calculated from the following
formulas. *1
[Each excitation mode]
2-phase excitation mode
2PdAVex= 2×Vsat×0.5×CLOCK×IOH×t2+0.5×CLOCK×IOH× (Vsat×t1+Vdf×t3) --------------------------- (4-1)
1-2 Phase excitation mode
1-2PdAVex= 2×Vsat×0.25×CLOCK×IOH×t2+0.25×CLOCK×IOH× (Vsat×t1+Vdf×t3) ---------------------- (4-2)
W1-2 Phase excitation mode
W1-2PdAVex=0.64[2×Vsat×0.125×CLOCK×IOH×t2+0.125×CLOCK×IOH× (Vsat×t1+Vdf×t3)] ---------- (4-3)
2W1-2 Phase excitation mode
2W1-2PdAVex=0.64[2×Vsat×0.0625×CLOCK×IOH×t2+0.0625×CLOCK×IOH× (Vsat×t1+Vdf×t3)] ------ (4-4)
4W1-2 Phase excitation mode
4W1-2PdAVex=0.64[2×Vsat×0.0625×CLOCK×IOH×t2+0.0625×CLOCK×IOH× (Vsat×t1+Vdf×t3)] ------ (4-5)
Motor hold mode
HoldPdAVex= 2×Vsat×IOH---------------------------------------------------------------------------------------------- (4-6)
Note: 2-phase 100% conductance is assumed in Equation (4-6).
Vsat: Combined voltage of Ron voltage drop + current detection resistance
Vdf: Combined voltage of the FET body diode + current detection resistance
CLOCK: Input CLOCK (HIC: input frequency at Pin 12)
t1, t2, and t3 represent the waveforms shown in the figure below.
t1: Time required for the winding current to reach the set current (IOH)
t2: Time in the constant current control (PWM) region
t3: Time from end of phase input signal until inverse current regeneration is complete
IOH
0A
t1
t2
t3
Motor COM Current Waveform Model
t1= (-L/(R+0.25)) ln (1-(((R+0.25)/VCC) ×IOH)) --------------------------------------------------------------- (4-7)
t3= (-L/R) ln ((VCC+0.25)/(IOH×R+VCC+0.25)) -------------------------------------------------------------- (4-8)
VCC: Motor supply voltage (V)
L: Motor inductance (H)
R: Motor winding resistance (Ω)
IOH: Motor set output current crest value (A)
No.A1734-18/24
STK672-440B-E
Fixed current control time, t2, for each excitation mode
(1) 2-phase excitation
(2) 1-2 phase excitation
(3) W1-2 phase excitation
(4) 2W1-2 phase excitation (and 4W1-2 phase excitation)
t2 = (2÷CLOCK) - (t1 + t3)·······························(4-9)
t2 = (3÷CLOCK) - t1·········································(4-10)
t2 = (7÷CLOCK) - t1·········································(4-11)
t2 = (15÷CLOCK) - t1·······································(4-12)
For the values of Vsat and Vdf, be sure to substitute from Vsat vs IOH and Vdf vs IOH at the setting current value IOH.
(See pages to follow)
Then, determine if a heat sink is necessary by comparing with the ΔTc vs Pd graph (see next page) based on the
calculated average output loss, HIC.
For heat sink design, be sure to see STK672-440B-E.
The HIC average power, PdAVex described above, represents loss when not in avalanche mode. To add the loss in
avalanche mode, be sure to add PAVL (4-13, 14) using the formula (3-2) for average power loss , PAVL, for STK6724** avalanche mode, described below to PdAVex described above.
When using this IC without a fin, always check for temperature increases in the set, because the HIC substrate
temperature, Tc, varies due to effects of convection around the HIC.
[Calculating the average power loss, PAVL, during avalanche mode]
The allowable avalanche energy, EAVL, during fixed current chopping operation is represented by Equation (3-2) used
to find the average power loss, PAVL, during avalanche mode that is calculated by multiplying Equation (3-1) by the
chopping frequency.
PAVL=VDSS×IAVL×0.5×tAVL×fc······································································································(3-2)
fc: Hz units (input MAX PWM frequency when using the STK672-4** series.)
Be sure to actually operate an STK672-4** series and substitute values found when observing operations on an
oscilloscope for VDSS, IAVL, and tAVL.
The sum of PAVL values for each excitation mode is multiplied by the constants given below and added to the average
internal HIC loss equation, except in the case of 2-phase excitation.
1-2 excitation mode and higher: PAVL(1)=0.7×PAVL ···································································· (4-13)
During 2-phase excitation and motor hold: PAVL(1)=1×PAVL······················································· (4-14)
No.A1734-19/24
STK672-440B-E
STK672-440B-E Output saturation voltage, Vsat - Output current, IOH
Vsat - IOH
Output saturation voltage, Vsat - V
1.2
1.0
°C
05
1
=
Tc
°C
25
0.8
0.6
0.4
0.2
0
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
Output current, IOH - A
4.5
ITF02576
STK672-440B-E Forward voltage, Vdf -Output current, IOH
Vdf- IOH
1.6
Forward voltage, Vdf - V
1.4
C
25°
T c=
1.2
1.0
°C
105
0.8
0.6
0.4
0.2
0
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
Output current, IOH - A
4.5
ITF02577
Substrate temperature rise, ΔTc (no heat sink) - Internal average power dissipation, PdAV
ΔTc - PdAV
Substrate temperature rise, ΔTc - °C
80
70
60
50
40
30
20
10
0
0
0.5
1.0
1.5
2.0
2.5
3.0
Hybrid IC internal average power dissipation, PdAV - W
3.5
ITF02578
No.A1734-20/24
STK672-440B-E
5. Thermal design
[Operating range in which a heat sink is not used]
Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the
quality of the HIC.
The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the
HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to “Calculating Internal
HIC Loss for the STK672-440B-E” in the specification document.
Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction
during motor rotation and off time both exist during actual motor operations,
IO1
Motor phase current
(sink side)
IO2
0A
-IO1
T1
T2
T3
T0
Figure 1 Motor Current Timing
T1: Motor rotation operation time
T2: Motor hold operation time
T3: Motor current off time
T2 may be reduced, depending on the application.
T0: Single repeated motor operating cycle
IO1 and IO2: Motor current peak values
Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form.
Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.
The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.
PdAV= (T1×P1+T2×P2+T3×0) ÷TO ---------------------------- (I)
(Here, P1 is the PdAV for IO1 and P2 is the PdAV for IO2)
If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is 60°C or less, there is no
need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.
[Operating range in which a heat sink is used]
Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of
θc-a in Equation (II) below and the graph depicted in Figure 3.
θc-a= (Tc max-Ta) ÷PdAV ---------------------------- (II)
Tc max: Maximum operating substrate temperature =105°C
Ta: HIC ambient temperature
Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and
confirm that the substrate temperature, Tc, is 105°C or less.
The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation.
To add the loss during avalanche operations, be sure to add Equation (3-2), “Allowable STK672-4** Avalanche
Energy Value”, to PdAV.
No.A1734-21/24
STK672-440B-E
Figure 2 Substrate temperature rise, ΔTc - Internal average power dissipation, PdAV
ΔTc - PdAV
Substrate temperature rise, ΔTc - °C
80
70
60
50
40
30
20
10
0
0
0.5
1.0
1.5
2.0
2.5
3.0
Hybrid IC internal average power dissipation, PdAV - W
3.5
ITF02578
Figure 3 Heat sink area (Board thickness: 2mm) - θc-a
θc-a - S
Heat sink thermal resistance, θc-a - °C/W
100
7
5
3
2
Wi t
10
Wit
7
5
ha
hn
flat
3
o su
rfac
e fi
blac
k su
nish
rfac
e
2
1.0
10
2
3
5
7
100
2
Heat sink area, S - cm2
f i ni
3
sh
5
7 1000
ITF02554
No.A1734-22/24
STK672-440B-E
6. Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta
Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink.
The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta.
Power loss of up to 3.1W is allowable at Ta=25°C, and of up to 1.75W at Ta=60°C.
* The package thermal resistance θc-a is 25.8°C/W.
Allowable power dissipation, PdPK (no heat sink) - Ambient temperature, Ta
PdPK - Ta
Allowable power dissipation, PdPK - W
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
0
20
40
60
80
Ambient Temperature, Ta- °C
100
120
ITF02511
No.A1734-23/24
STK672-440B-E
7. Other Notes on Use
In addition to the “Notes” indicated in the Sample Application Circuit, care should also be given to the following
contents during use.
(1) Allowable operating range
Operation of this product assumes use within the allowable operating range. If a supply voltage or an input
voltage outside the allowable operating range is applied, an overvoltage may damage the internal control IC or
the MOSFET.
If a voltage application mode that exceeds the allowable operating range is anticipated, connect a fuse or take
other measures to cut off power supply to the product.
(2) Input pins
If the input pins are connected directly to the PC board connectors, electrostatic discharge or other overvoltage
outside the specified range may be applied from the connectors and may damage the product. Current generated
by this overvoltage can be suppressed to effectively prevent damage by inserting 100Ω to 1kΩ resistors in lines
connected to the input pins.
Take measures such as inserting resistors in lines connected to the input pins.
(3) Power connectors
If the motor power supply VCC is applied by mistake without connecting the GND part of the power connector
when the product is operated, such as for test purposes, an overcurrent flows through the VCC decoupling
capacitor, C1, to the parasitic diode between the VDD of the internal control IC and GND, and may damage the
power supply pin block of the internal control IC.
To prevent damage in this case, connect a 10Ω resistor to the VDD pin, or insert a diode between the VCC
decoupling capacitor C1 GND and the VDD pin.
Overcurrent protection measure: Insert a resistor.
VDD=5V
5V
Reg.
9
A
4
AB
5
B
3
BB
1
VDD
FAO
MODE1
FABO
FBO
CLOCK
FBBO
VCC
CWB
RESETB
R1
ENABLE
AI
MODE2
BI
MODE3
R2
GND
2
C1
24V
Reg.
6
Vref
FAULT1
Vref
18
VSS
S.G
open
Overcurrent protection measure: Insert a diode.
Over-current path
(4) Input Signal Lines
1) Do not use an IC socket to mount the driver, and instead solder the driver directly to the PC board to minimize
fluctuations in the GND potential due to the influence of the resistance component and inductance component
of the GND pattern wiring.
2) To reduce noise caused by electromagnetic induction to small signal lines, do not design small signal lines
(sensor signal lines, and 5V or 3.3V power supply signal lines) that run parallel in close proximity to the motor
output line A (Pin 4), AB (Pin 5), B (Pin 3), or BB (Pin 1) phases.
No.A1734-24/24
STK672-440B-E
(5) When mounting multiple drivers on a single PC board
When mounting multiple drivers on a single PC board, the GND design should mount a VCC decoupling
capacitor, C1, for each driver to stabilize the GND potential of the other drivers. The key wiring points are as
follows.
24V
5V
9
Input
Signals
9
9
Motor
1
Motor
2
Input
IC1
Motor
3
Input
IC3
IC2
2
2
6
6
19 18
2
6
19 18
19 18
GND
GND
Short
Thick
Thick and short
(6) VCC operating limit
When the output (for example F1) of a 2-phase stepping motor driver is turned OFF, the AB phase back
electromotive force eab produced by current flowing to the paired F2 parasitic diode is induced in the F1 side,
causing the output voltage VFB to become twice or more the VCC voltage. This is expressed by the following
formula.
VFB = VCC + eab
= VCC + VCC + IOH x RM + Vdf (1.5 V)
VCC: Motor supply voltage, IOH: Motor current set by Vref
Vdf: Voltage drop due to F2 parasitic diode and current detection resistor R1, RM: Motor winding resistance
value
Using the above formula, make sure that VFB is always less than the MOSFET withstand voltage of 100V. This
is because there is a possibility that operating limit of VCC falls below the allowable operating range of 46V, due
to the RM and IOH specifications.
VCC
VCC
AB phase
A phase
AB phase
A phase
eab
eab is generated by the
mutual induction M.
Current path
VFB
M
eab
F2
OFF
F1
ON
R1
GND
Current path
M
VCC
F2
OFF
F1
OFF
R1
GND
The oscillating voltage in excess of VFB is caused by LCRM (inductance, capacitor, resistor, mutual inductance)
oscillation that includes micro capacitors C, not present in the circuit. Since M is affected by the motor
characteristics, there is some difference in oscillating voltage according to the motor specifications. In addition,
constant voltage drive without constant current drive enables motor rotation at VCC ≥ 0V.
No.A1734-25/24
STK672-440B-E
SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using
products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition
ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd.
products described or contained herein.
SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all
semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or
malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise
to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt
safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not
limited to protective circuits and error prevention circuits for safe design, redundant design, and structural
design.
In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are
controlled under any of applicable local export control laws and regulations, such products may require the
export license from the authorities concerned in accordance with the above law.
No part of this publication may be reproduced or transmitted in any form or by any means, electronic or
mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise,
without the prior written consent of SANYO Semiconductor Co.,Ltd.
Any and all information described or contained herein are subject to change without notice due to
product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the
SANYO Semiconductor Co.,Ltd. product that you intend to use.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed
for volume production.
Upon using the technical information or products described herein, neither warranty nor license shall be granted
with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third
party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's
intellectual property rights which has resulted from the use of the technical information and products mentioned
above.
This catalog provides information as of July, 2011. Specifications and information herein are subject
to change without notice.
PS No.A1734-26/24