TI SMJ320C50GFAM66

SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
ÉÉ
ÉÉÉÉ
ÉÉ
ÉÉ
ÉÉÉÉ
ÉÉ
ÉÉ
ÉÉ
ÉÉ
ÉÉ
100
ÉÉ
ÉÉ
ÉÉ
ÉÉ
1
99
33
66
D
HFG PACKAGE
(TOP VIEW)
132
D
D
Military Operating Temperature Range:
– 55°C to 125°C
Processed to MIL-PRF-38535
Fast Instruction Cycle Time (30 ns and
40 ns)
Source-Code Compatible With All ’C1x
and ’C2x Devices
RAM-Based Operation
– 9K × 16-Bit Single-Cycle On-Chip
Program/Data RAM
– 1056 × 16-Bit Dual-Access On-Chip
Data RAM
2K × 16-Bit On-Chip Boot ROM
224K × 16-Bit Maximum Addressable
External Memory Space (64K Program,
64K Data, 64K I/O, and 32K Global)
32-Bit Arithmetic Logic Unit (ALU)
– 32-bit Accumulator (ACC)
– 32-Bit Accumulator Buffer (ACCB)
16-Bit Parallel Logic Unit (PLU)
16 × 16-Bit Multiplier, 32-Bit Product
11 Context-Switch Registers
Two Buffers for Circular Addressing
Full-Duplex Synchronous Serial Port
Time-Division Multiplexed Serial Port (TDM)
Timer With Control and Counter Registers
16 Software Programmable Wait-State
Generators
Divide-by-One Clock Option
IEEE 1149.1† Boundary Scan Logic
Operations Are Fully Static
Enhanced Performance Implanted CMOS
(EPIC) 0.72-µm Technology Fabricated by
Texas Instruments
Packaging
– 141-Pin Ceramic Grid Array (GFA Suffix)
– 132-Lead Ceramic Quad Flat Package
(HFG Suffix)
– 132-Lead Plastic Quad Flat Package
(PQ Suffix)
34
D
GFA PACKAGE
(TOP VIEW)
67
A
C
E
G
J
L
N
R
U
W
B
D
F
H
K
M
P
T
V
2
1
4
3
5
6 8 10 12 14 16 18
7 9 11 13 15 17 19
PQ PACKAGE
(TOP VIEW)
17
1 132
117
18
116
50
84
51
83
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture
EPIC and TI are trademarks of Texas Instruments Incorporated.
Copyright  1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
1
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
description
The SMJ320C50 digital signal processor (DSP) is a high-performance, 16-bit, fixed-point processor
manufactured in 0.72-µm double-level metal CMOS technology. The SMJ320C50 is the first DSP from TI
designed as a fully static device. Full-static CMOS design contributes to low power consumption while
maintaining high performance, making it ideal for applications such as battery-operated communications
systems, satellite systems, and advanced control algorithms.
A number of enhancements to the basic SMJ320C2x architecture give the ’C50 a minimum 2× performance over
the previous generation. A four-deep instruction pipeline, incorporating delayed branching, delayed call to
subroutine, and delayed return from subroutine, allows the ’C50 to perform instructions in fewer cycles. The
addition of a parallel logic unit (PLU) gives the ’C50 a method for manipulating bits in data memory without using
the accumulator and ALU. The ’C50 has additional shifting and scaling capability for proper alignment of
multiplicands or storage of values to data memory.
The ’C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes the functional
clock from the internal hardware of the ’C50, which puts it into a total-sleep mode that uses only 7 µA. A low-logic
level on an external interrupt with a duration of at least five clock cycles ends the IDLE2 mode.
The ’C50 is available with two clock speeds. The clock frequencies are 50 MHz, providing a 40-ns cycle time,
and 66 MHz, providing a 30-ns cycle time. The available options are listed in the following table.
AVAILABLE OPTIONS
PART NUMBER
SPEED
SUPPLY
VOLTAGE
TOLERANCE
SMJ320C50GFAM66
30-ns cycle time
±5%
Pin grid array
SMJ320C50HFGM66
30-ns cycle time
±5%
Quad flat package
SMJ320C50GFAM50
40 ns cycle time
±5%
Pin grid array
SMJ320C50HFGM50
SMQ320C50PQM66†
40 ns cycle time
±5%
Quad flat package
30 ns cycle time
±5%
Plastic Quad flat package
† When ordering use DESC P/N 5962-9455804NZD
2
PACKAGE
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
functional block diagram
Program Bus (Address)
Program Bus (Data)
IPTR
INT#
INTM
IMR
IFR
BMAR
MUX
PASR
PC(16)
BRAF
MP/MC
Compare
Stack
(8 × 16)
PAER
CNF
RAM
Program Memory
BRCR
Data Bus (Data)
TRM
TREG2
TREG1
MUX
TREG0
Multiplier
MUX
MUX
PREG(32)
COUNT
PM
Prescaler
P-Scaler
MUX
OVM
SXM
ALU(32)
ACCB(32)
ACC(32)
Post-Scaler
OV
TC
C
DBMR
MUX
BIM
PLU(16)
Data Bus (Data)
MUX
CBER
INDX
ARP
ARCR
NDX
CBSR
AUXREGS
(8 × 16)
MUX
CBCR
ARB
DP(9)
dma(7)
MUX
MUX
XF
ARAU(16)
Data Bus (Address)
Data Memory
CNF
OVLY
POST OFFICE BOX 1443
GREG
BR
• HOUSTON, TEXAS 77251–1443
3
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
pin assignments
PQ PKG
HFG PKG
HFG PKG
GFA PKG
NAME
1
NAME
NC†
PQ PKG
18
GFA PKG
57
40
W3
A2
19
2
NC†
58
41
U7
A3
20
3
D8
VSS3
59
42
V6
A4
21
4
D10
60
43
W5
A5
22
5
VSS4
NC†
61
44
U9
A6
23
6
E3
D7
62
45
V8
A7
24
7
D2
D6
63
46
W7
A8
25
8
C1
D5
64
47
W9
A9
26
9
G3
D4
65
48
E9
VDD7
27
10
F2
D3
66
49
E11
VDD8
28
11
E1
D2
67
50
V10
TDI
29
12
J3
D1
68
51
K4
VSS9
30
13
H2
D0(LSB)
69
52
M4
31
14
G1
TMS
70
53
VSS10
NC†
32
15
C3
VDD3
71
54
W11
CLKMD1
33
16
D4
VDD4
72
55
W13
A10
34
17
J1
TCK
73
56
V12
A11
35
18
D12
VSS5
74
57
U11
A12
36
19
F4
75
58
W15
A13
37
20
VSS6
NC†
76
59
V14
A14
38
21
L1
INT1
77
60
U13
39
22
N1
INT2
78
61
A15(MSB)
NC†
40
23
M2
INT3
79
62
NC†
41
24
L3
INT4
80
63
E13
VDD9
42
25
R1
NMI
81
64
G5
VDD10
43
26
P2
DR
82
65
V16
RD
44
27
N3
TDR
83
66
U15
45
28
T2
FSR
84
67
WE
NC†
46
29
R3
CLKR
85
68
NC†
47
30
E5
VDD5
86
69
P4
VSS11
48
31
E7
70
T4
32
VDD6
NC†
87
49
88
71
VSS12
NC†
50
33
89
72
R17
DS
51
34
NC†
NC†
90
73
T18
IS
52
35
NC†
91
74
U19
PS
53
36
H4
VSS7
92
75
N17
R/W
54
37
K2
VSS8
93
76
P18
STRB
55
38
U5
A0
94
77
R19
BR
56
39
V4
A1
95
78
L17
CLKIN2
† NC = No internal connection
GFA Package additional connections:
VDD: R11, E15, G15, J15, L15, N15, R13, R15, T16, U17, V18, W17, W19
VSS: T14, U1, U3, V2, W1, C17, C19, D14, D16, D18, F16, H16, K16, M16, P16
4
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
pin assignments (continued)
PQ PKG
HFG PKG
GFA PKG
NAME
PQ PKG
HFG PKG
GFA PKG
NAME
96
79
M18
X2/CLKIN
123
106
B16
TCLKX
97
80
N19
X1
124
107
A17
CLKX
98
81
J5
VDD11
125
108
C13
TFSR/TADD
99
82
L5
VDD12
126
109
B14
TCLKR
100
83
L19
TDO
127
110
A15
RS
101
84
T6
VSS13
128
111
C11
READY
102
85
T8
VSS14
129
112
B12
HOLD
103
86
K18
CLKMD2
130
113
A13
BIO
104
87
J19
FSX
131
114
R7
VDD15
105
88
G19
TFSX/TFRM
132
115
R9
VDD16
106
89
H18
DX
1
116
A11
IAQ
107
90
J17
TDX
2
117
A9
TRST
108
91
E19
HOLDA
3
118
B10
VSS1
109
92
F18
XF
4
119
D6
VSS2
110
93
G17
CLKOUT1
NC†
5
120
A7
MP/MC
111
94
6
121
B8
D15(MSB)
112
95
E17
IACK
7
122
C9
D14
113
96
N5
VDD13
8
123
A5
D13
114
97
R5
9
124
B6
D12
115
98
VDD14
NC†
10
125
C7
D11
116
99
NC†
11
126
A3
D10
117
100
NC†
12
127
B4
D9
118
101
B18
EMU0
13
128
C5
D8
119
102
A19
EMU1/OFF
14
129
A1
VDD1
120
103
T10
VSS15
15
130
B2
121
104
T12
VSS16
16
131
VDD2
NC†
122
105
C15
TOUT
17
132
NC†
† NC = No internal connection
GFA Package additional connections:
VDD: R11, E15, G15, J15, L15, N15, R13, R15, T16, U17, V18, W17, W19
VSS: T14, U1, U3, V2, W1, C17, C19, D14, D16, D18, F16, H16, K16, M16, P16
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
5
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
Terminal Functions
PIN
NAME
DESCRIPTION
TYPE†
ADDRESS AND DATA BUSES
A15 (MSB)
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0 (LSB)
I/O/Z
Parallel address bus. Multiplexed to address external data, program memory, or I/O. A0 – A15 are in the
high-impedance state in hold mode and when OFF is active (low). These signals are used as inputs for external DMA
access of the on-chip single-access RAM. They become inputs while HOLDA is active (low) if BR is driven low
externally.
D15 (MSB)
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0 (LSB)
I/O/Z
Parallel data bus. Multiplexed to transfer data between the core CPU and external data, program memory, or I / O
devices. D0 – D15 are in the high-impedance state when not outputting data, when RS or HOLD is asserted, or when
OFF is active (low). These signals also are used in external DMA access of the on-chip single-access RAM.
MEMORY CONTROL SIGNALS
DS
PS
IS
O/Z
Data, program, and I/O space select signals. Always high unless asserted for communicating to a particular external
space. DS, PS, and IS are in the high-impedance state in hold mode or when OFF is active (low).
I
Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device
is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus
grant to an external device after a BR (bus request) signal.
R/W
I/O/Z
Read / write. R / W indicates transfer direction during communication to an external device and is normally in read
mode (high) unless asserted for performing a write operation. R / W is in the high-impedance state in hold mode or
when OFF is active (low). Used in external DMA access of the 9K RAM cell, this signal indicates the direction of the
data bus for DMA reads (high) and writes (low) when HOLDA and IAQ are active (low).
STRB
I/O/Z
Strobe. Always high unless asserted to indicate an external bus cycle, STRB is in the high-impedance state in the
hold mode or when OFF is active (low). Used in external DMA access of the on-chip single-access RAM and while
HOLDA and IAQ are active (low), STRB is used to select the memory access.
RD
O/Z
Read select. RD indicates an active external read cycle and can connect directly to the output enable (OE) of external
devices. This signal is active on all external program, data, and I/O reads. RD is in the high-impedance state in hold
mode or when OFF is active (low).
READY
† I = input, O = output, Z = high-impedance
NOTE: All input pins that are unused should be connected to VDD or an external pullup resistor. The BR pin has an internal pullup for performing
DMA to the on-chip RAM. For emulation, TRST has an internal pulldown, and TMS, TCK, and TDI have internal pullups. EMU0 and EMU1
require external pullups to support emulation.
6
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
Terminal Functions (continued)
PIN
NAME
DESCRIPTION
TYPE†
MEMORY CONTROL SIGNALS (CONTINUED)
WE
O/Z
Write enable. The falling edge indicates that the device is driving the external data bus (D15 – D0). Data can be
latched by an external device on the rising edge of WE. This signal is active on all external program, data, and I/O
writes. WE is in the high-impedance state in hold mode or when OFF is active (low).
MULTIPROCESSING SIGNALS
I
Hold. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the ’C50,
these lines go to the high-impedance state.
O/Z
Hold acknowledge. HOLDA indicates to the external circuitry that the processor is in a hold state and that the
address, data, and memory control lines are in the high-impedance state so that they are available to the external
circuitry for access to local memory. This signal also goes to the high-impedance state when OFF is active (low).
I/O/Z
Bus request. BR is asserted during access of external global data memory space. READY is asserted when the
global data memory is available for the bus transaction. BR can be used to extend the data memory address space
by up to 32K words. BR goes to the high-impedance state when OFF is active low. BR is used in external DMA access
of the on-chip single-access RAM. While HOLDA is active (low), BR is externally driven (low) to request access to
the on-chip single-access RAM.
IAQ
O/Z
Instruction acquisition. Asserted (active) when there is an instruction address on the address bus; goes into the
high-impedance state when OFF is active (low). IAQ is also used in external DMA access of the on-chip
single-access RAM. While HOLDA is active (low), IAQ acknowledges the BR request for access of the on-chip
single-access RAM and stops indicating instruction acquisition.
BIO
I
Branch control. BIO samples as the BIO condition and, if it is low, causes the device to execute the conditional
instruction. BIO must be active during the fetch of the conditional instruction.
XF
O/Z
External flag (latched software-programmable signal). Set high or low by a specific instruction or by loading status
register 1 (ST1). Used for signaling other processors in multiprocessor configurations or as a general-purpose
output. XF goes to the high-impedance state when OFF is active (low) and is set high at reset.
IACK
O/Z
Interrupt acknowledge. Indicates receipt of an interrupt and that the program counter is fetching the interrupt vector
location designated by A15 – A0. IACK goes to the high-impedance state when OFF is active (low).
HOLD
HOLDA
BR
INITIALIZATION, INTERRUPT, AND RESET OPERATIONS
INT4
INT3
INT2
INT1
I
External interrupts. INT1 – INT4 are prioritized and maskable by the interrupt mask register (IMR) and interrupt mode
bit (INTM, bit 9 of status register 0). These signals can be polled and reset by using the interrupt flag register.
NMI
I
Nonmaskable interrupt. NMI is the external interrupt that cannot be masked via INTM or IMR. When NMI is activated,
the processor traps to the appropriate vector location.
RS
I
Reset. RS causes the device to terminate execution and forces the program counter to zero. When RS is brought
to a high level, execution begins at location zero of program memory.
I
Microprocessor / microcomputer select. If active (low) at reset (microcomputer mode), the signal causes the internal
program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is
mapped externally. This signal is sampled only during reset, and the mode that is set at reset can be overridden via
the software control bit MP / MC in the PMST register.
O/Z
Master clock (or CLKIN2 frequency). CLKOUT1 cycles at the machine-cycle rate of the CPU. The internal machine
cycle is bounded by the rising edges of this signal. This signal goes to the high-impedance state when OFF is active
(low).
MP / MC
OSCILLATOR / TIMER SIGNALS
CLKOUT1
† I = input, O = output, Z = high-impedance
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
7
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
Terminal Functions (continued)
PIN
NAME
DESCRIPTION
TYPE†
OSCILLATOR / TIMER SIGNALS (CONTINUED)
CLKMD1
CLKMD2
I
CLKMD1
0
CLKMD2
0
0
1
1
0
1
1
Clock mode
External clock with divide-by-two option. Input clock is provided to X2/CLKIN1. Internal
oscillator and PLL are disabled.
Reserved for test purposes
External divide-by-one option. Input clock is provided to CLKIN2. Internal oscillator is
disabled and internal PLL is enabled.
Internal or external divide-by-two option. Input clock is provided to X2/CLKIN1. Internal
oscillator is enabled and internal PLL is disabled.
X2 / CLKIN
I
Input to the internal oscillator from the crystal. If the internal oscillator is not being used, a clock can be input to the
device on X2 / CLKIN. The internal machine cycle is half this clock rate.
X1
O
Output from the internal oscillator for the crystal. If the internal oscillator is not used, X1 must be left unconnected.
This signal does not go to the high-impedance state when OFF is active (low).
CLKIN2
I
Divide-by-one input clock for driving the internal machine rate.
TOUT
O
Timer output. TOUT signals a pulse when the on-chip timer counts down past zero. The pulse is a CLKOUT1 cycle
wide.
SUPPLY PINS
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
I
Power supply for data bus
I
Power supply for address bus
VDD7
VDD8
I
Power supply for inputs and internal logic
VDD9
VDD10
I
Power supply for address bus
VDD11
VDD12
I
Power supply for memory control signals
VDD13
VDD14
I
Power supply for inputs and internal logic
VDD15
VDD16
I
Power supply for memory control signals
VSS1
VSS2
I
Ground for memory control signals
I
Ground for data bus
I
Ground for address bus
I
Ground for memory control signals
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
I
Ground for inputs and internal logic
VSS15
VSS16
† I = input, O = output, Z = high-impedance
8
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
Terminal Functions (continued)
PIN
NAME
DESCRIPTION
TYPE†
SERIAL PORT SIGNALS
CLKR
TCLKR
CLKX
TCLKX
I
Receive clock. External clock signal for clocking data from DR (data receive) or TDR (TDM data receive) into the
RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used,
these signals can be sampled as an input via the IN0 bit of the serial port control (SPC) or TDR serial port control
(TSPC) registers.
I/O/Z
Transmit clock. Clock signal for clocking data from the DR or TDR to the DX (data transmit) or TDX (TDM data
transmit pins). CLKX can be an input if the MCM bit in the serial port control register is set to 0. It can also be driven
by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this
pin can be sampled as an input via the IN1 bit of the SPC or TSPC register. This signal goes into the high-impedance
state when OFF is active (low).
DR
TDR
I
DX
TDX
O/Z
Serial port transmit. Serial data transmitted from XSR (serial port transmit shift register) via DX or TDX. This signal
is in the high-impedance state when not transmitting and when OFF is active (low).
FSR
TFSR / TADD
I
I/O/Z
Frame synchronization pulse for receive. The falling edge of FSR or TFSR initiates the data receive process, which
begins the clocking of the RSR. TFSR becomes an input / output (TADD) pin when the serial port is operating in the
TDM mode (TDM bit = 1). In TDM mode, this pin is used to input /output the address of the port. This signal goes
into the high-impedance state when OFF is active (low).
I/O/Z
Frame synchronization pulse for transmit. The falling edge of FSX/TFSX initiates the data transmit process, which
begins the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin
may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal
goes to the high-impedance state when OFF is active (low). When operating in TDM mode (TDM bit = 1), TFSX
becomes TFRM, the TDM frame-synchronization pulse.
FSX
TFSX / TFRM
Serial data receive. Serial data is received in the RSR (serial port receive shift register) via DR or TDR.
TEST SIGNALS
TCK
I
Boundary scan test clock. This is normally a free-running clock with a 50% duty cycle. The changes of TAP (test
access port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test
data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.
TDI
I
Boundary scan test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO
O/Z
Boundary scan test data output. The contents of the selected register (instruction or data) is shifted out of TDO on
the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is in progress. This signal
also goes to the high-impedance state when OFF is active (low).
TMS
I
Boundary scan test mode select. This serial control input is clocked into the test access port (TAP) controller on the
rising edge of TCK.
TRST
I
Boundary scan test reset. Asserting this signal gives the JTAG scan system control of the operations of the device.
If this signal is not connected or is driven low, the device operates in its functional mode and the boundary scan
signals are ignored.
EMU0
I/O/Z
Emulator 0. When TRST is driven low, EMU0 must be high for activation of the OFF condition (see EMU1/OFF).
When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output
put via boundary scan.
EMU1 / OFF
I/O/Z
Emulator 1/OFF. When TRST is driven high, EMU1 / OFF is used as an interrupt to or from the emulator system and
is defined as input/output via boundary scan. When TRST is driven low, EMU1 / OFF is configured as OFF. When
the OFF signal is active (low), all output drivers are in the high-impedance state. OFF is used exclusively for testing
and emulation purposes (not for multiprocessing applications). For the OFF condition, the following conditions apply:
•
•
•
TRST = Low
EMU0 = High
EMU1/OFF = Low
RESERVED‡
N/C
Reserved. This pin must be left unconnected.
† I = input, O = output, Z = high-impedance
‡ Quad flat pack only
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
9
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 7 V
Input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 7 V
Output voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 7 V
Maximum operating case temperature, TC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125°C
Minimum operating free-air temperature, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to VSS.
recommended operating conditions
VDD
VSS
VIH
Supply voltage
MIN
NOM
MAX
UNIT
4.75
5
5.25
V
Supply voltage
0
High-level input voltage
CLKIN, CLKIN2
3.0
CLKX, CLKR, TCLKX, TCLKR
2.5
All others
2.2
V
VDD + 0.3
VDD + 0.3
V
V
µA
V
VIL
IOH
Low-level input voltage
High-level output current
VDD + 0.3
0.6
– 300‡
IOL
TC
Low-level output current
2
mA
125
°C
– 0.3
Operating case temperature
V
TA
Operating free-air temperature
– 55
°C
‡ This IOH can be exceeded when using a 1-KΩ pulldown resistor on the TDM serial port TADD output, however this output still meets VOH
specifications under these conditions.
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
TEST CONDITIONS§
MIN
TYP¶
2.4
3
0.3
||
0.6
– 500
All others
– 30
||
30
TRST (with internal pulldown)
– 30
||
800
– 500
||
30
X2/CLKIN
– 50
||
50
All other inputs
– 30
||
30
µA
60
225
mA
40
225
mA
30
mA
7
µA
40
pF
PARAMETER
VOH
VOL
High-level output voltage#
Low-level output voltage¶
IOH = MAX
IOL = MAX
IOZ
High-impedance
g
output
current (VDD = MAX)
BR (with internal pullup)
II
IDDC
IDDP
Input current
(VI = VSS to VDD)
TMS, TCK, TDI (with internal pullups)
Supply current, core CPU
Operating,
Supply current, pins
Operating,
IDD
Supply current,
current standby
Ci
Input capacitance
TA = 25°C,
TA = 25°C,
IDLE instruction,
VDD = 5.25 V, fx = 50 MHz
VDD = 5.25 V, fx = 50 MHz
VDD = 5.25 V, fx = 50 MHz
TA = 125°C,
IDLE2 instruction, Clocks shut off, TA =125°C,
VDD =5.25 V
15
MAX
UNIT
V
30
V
µA
µA
Co
Output capacitance
15
40
pF
§ For conditions shown as MIN / MAX, use the appropriate value specified under recommended operating conditions.
¶ All typical or nominal values are at VDD = 5 V, TA = 25°C.
# All input and output voltage levels are TTL-compatible. Figure 1 shows the test load circuit; Figure 2 and Figure 3 show the voltage reference
levels.
|| These values are not specified pending detailed characterization.
10
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
PARAMETER MEASUREMENT INFORMATION
IOL
Tester Pin
Electronics
50 Ω
VLOAD
Output
Under
Test
CT
IOH
Where:
IOL
IOH
VLOAD
CT
=
=
=
=
2.0 mA (all outputs)
300 µA (all outputs)
1.5 V
80 pF typical load circuit capacitance
Figure 1. Test Load Circuit
signal transition levels
Transistor-to-transistor logic (TTL) output levels are driven to a minimum logic-high level of 2.4 V and to a
maximum logic-low level of 0.6 V. Figure 2 shows the TTL-level outputs.
2.4 V
2V
1V
0.6 V
Figure 2. TTL-Level Outputs
TTL-output transition times are specified as follows:
D
D
For a high-to-low transition, the level at which the output is said to be no longer high is 2 V, and the level
at which the output is said to be low is 1 V.
For a low-to-high transition, the level at which the output is said to be no longer low is 1 V, and the level
at which the output is said to be high is 2 V.
Figure 3 shows the TTL-level inputs.
2.2 V
0.6 V
Figure 3. TTL-Level Inputs
TTL-compatible input transition times are specified as follows:
D
D
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high
is 2 V, and the level at which the input is said to be low is 0.8 V.
For a low to high transisiton on an input signal, the level at which the input is said to be no longer low
is 0.8 V, and the level at which the input is said to be high is 2 V.
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
11
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
CLOCK CHARACTERISTICS AND TIMING
The ’C50 can use either its internal oscillator or an external frequency source for a clock. The clock mode is
determined by the CLKMD1 and CLKMD2 pins. Table 1 outlines the selection of the clock mode by these pins.
Table 1. Clock Mode Selection
CLKMD1
CLKMD2
1
0
External divide-by-one clock option
CLOCK SOURCE
0
1
Reserved for test purposes
1
1
External divide-by-two option or internal divide-by-two clock option
with an external crystal
0
0
External divide-by-two option with the internal oscillator disabled
internal divide-by-two clock option with external crystal
The internal oscillator is enabled by connecting a crystal across X1 and X2 /CLKIN. The frequency of CLKOUT1
is one-half the crystal’s oscillating frequency. The crystal should be in either fundamental or overtone operation
and parallel resonant, with an effective series resistance of 30 Ω and a power dissipation of 1 mW; it should be
specified at a load capacitance of 20 pF. Overtone crystals require an additional tuned LC circuit. Figure 4 shows
an external crystal (fundamental frequency) connected to the on-chip oscillator.
recommended operating conditions for internal divide-by-two clock option
’320C50-50
MIN
0†
NOM
’320C50-66
MAX
MIN
0†
NOM
MAX
UNIT
fx
Input clock frequency
50
66
MHz
C1, C2 Load capacitance
10
10
pF
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz but is tested at a minimum of 3.3 MHz to meet device test time requirements.
X1
X2 /CLKIN
Crystal
C1
C2
Figure 4. Internal Clock Option
12
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
external divide-by-two clock option
An external frequency source can be used by injecting the frequency directly into X2 /CLKIN with X1 left
unconnected, CLKMD1 set high, and CLKMD2 set high. The external frequency is divided by two to generate
the internal machine cycle. The external frequency injected must conform to specifications listed in the timing
requirements table.
switching characteristics over recommended operating conditions [H = 0.5 tc(CO)]
’320C50-50
PARAMETER
MIN
TYP
40
2tc(CI)
11
’320C50-66
MAX
†
MIN
TYP
30
20
3
2tc(CI)
11
MAX
†
UNIT
tc(CO)
td(CIH-COH/L)
Cycle time, CLKOUT1
tf(CO)
tr(CO)
Fall time, CLKOUT1
5
5
ns
Rise time, CLKOUT1
5
5
ns
tw(COL)
tw(COH)
Pulse duration, CLKOUT1 low
H–3
H
H+2
H–3
H
H+2
ns
Pulse duration, CLKOUT1 high
H–3
H
H+2
H–3
H
H+2
ns
Delay time, X2 / CLKIN high to CLKOUT1 high/low
3
20
ns
ns
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
tc(CI)
tf(CI)
Cycle time, X2 / CLKIN
Fall time, X2 / CLKIN‡
tr(CI)
tw(CIL)
Rise time, X2 / CLKIN‡
’320C50-50
’320C50-66
MIN
MIN
20
Pulse duration, X2 / CLKIN low
8
MAX
†
15
MAX
†
UNIT
ns
5
5
ns
5
†
5
†
ns
7
ns
†
†
tw(CIH) Pulse duration, X2 / CLKIN high
8
7
ns
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz, but is tested at a minimum of 6.7 MHz to meet device test time requirements.
‡ Values derived from characterization data and not tested.
tr(CI)
tw(CIH)
tc(CI)
tw(CIL)
tf(CI)
CLKIN
tf(CO)
tc(CO)
tr(CO)
td(CIH-COH / L)
tw(COH)
tw(COL)
CLKOUT1
Figure 5. External Divide-by-Two Clock Timing
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
13
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
external divide-by-one clock option
An external frequency source can be used by injecting the frequency directly into CLKIN2 with X1 left
unconnected and X2 connected to VDD. This external frequency is divided by one to generate the internal
machine cycle. The divide-by-one option is used when CLKMD1 is strapped high and CLKMD2 is strapped low.
The external frequency injected must conform to specifications listed in the timing requirements table (see
Figure 6 for more details).
switching characteristics over recommended operating conditions [H = 0.5 tc(CO)]
’320C50-50
PARAMETER
MIN
TYP
40
tc(CI)
9
’320C50-66
MAX
75†
MIN
TYP
30
16
2
tc(CI)
9
tc(CO)
td(C2H-COH)
Cycle time, CLKOUT1
tf(CO)
tr(CO)
Fall time, CLKOUT1
5
5
Rise time, CLKOUT1
5
5
tw(COL)
tw(COH)
Delay time, CLKIN2 high to CLKOUT1 high
2
H – 3†
H – 3†
Pulse duration, CLKOUT1 low
Pulse duration, CLKOUT1 high
Delay time, transitory phase – PLL
synchronized after CLKIN2 supplied
td(TP)
H
H
H + 2†
H + 2†
H – 3†
H – 3†
ns
16
ns
ns
ns
H + 2†
H + 2†
ns
1000 tc(C2)§
ns
H
H
1000 tc(C2)§
UNIT
MAX
75†
ns
† Values assured by design and not tested
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
’320C50-50
MIN
tc(C2)
tf(C2)
Cycle time, CLKIN2
Fall time, CLKIN2§
tr(C2)
tw(C2L)
Rise time, CLKIN2§
’320C50-66
MAX
75‡
40
MIN
MAX
75‡
30
5
11
tc(C2) –11
tc(C2) –11
9
UNIT
ns
5
ns
5
ns
tc(C2) –9
tc(C2) –9
ns
5
Pulse duration, CLKIN2 low
UNIT
tw(C2H) Pulse duration, CLKIN2 high
11
9
ns
‡ Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. Note that tp (the transitory
phase) occurs when restarting clock from IDLE2 in this mode.
§ Values derived from characterization data and not tested.
tw(C2H)
tw(C2L)
tr(C2)
tc(C2)
tf(C2)
CLKIN2
td(C2H-COH)
tw(COH)
tc(CO)
tw(COL)
td(TP)
CLKOUT1
Unstable
Figure 6. External Divide-by-One Clock Timing
14
POST OFFICE BOX 1443
tf(CO)
• HOUSTON, TEXAS 77251–1443
tr(CO)
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
MEMORY AND PARALLEL I/O INTERFACE READ
Memory and parallel I/O interface read timings are illustrated in Figure 7.
switching characteristics over recommended operating conditions [H = 0.5tc(CO)]
PARAMETER
tsu(AV-RDL)
th(RDH-AV)
Setup time, address valid before RD low†
Hold time, address valid after RD high†
tw(RDL)
tw(RDH)
Pulse duration, RD low§¶
Pulse duration, RD high§¶
MIN
MAX
UNIT
H – 10‡
0‡
ns
H–2
ns
H–2
ns
ns
td(RDH-WEL) Delay time, RD high to WE low
2H – 5
ns
† A15 – A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as address.
‡ See Figure 8 for address-bus timing variation with load capacitance.
§ STRB and RD timing is – 3/+5 ns from CLKOUT1 timing on read cycles, following the first cycle after reset, which is always a seven wait-state cycle.
¶ Values are derived from characterization data and are not tested.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [H = 0.5tc(CO)]
MIN
ta(RDAV)
ta(RDL-RD)
Access time, read data valid from address valid
Access time, read data valid after RD low
H – 10
tsu(RD-RDH)
Setup time, read data valid before RD high
th(RDH-RD)
Hold time, read data valid after RD high
‡ See Figure 8 for address-bus timing variation with load capacitance.
POST OFFICE BOX 1443
MAX
2H – 15‡
• HOUSTON, TEXAS 77251–1443
UNIT
ns
ns
10
ns
0
ns
15
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
MEMORY AND PARALLEL I/O INTERFACE WRITE
Memory and parallel I/O interface read timings are illustrated in Figure 7.
switching characteristics over recommended operating conditions [H = 0.5tc(CO)]
PARAMETER
MIN
tsu(AV-WEL)
th(WEH-AV)
Setup time, address valid before WE low†
Hold time, address valid after WE high†
tw(WEL)
tw(WEH)
Pulse duration, WE low§
Pulse duration, WE high§
td(WEH-RDL)
tsu(WDV-WEH)
Delay time, WE high to RD low
3H – 10
Setup time, write data valid before WE high§
Hold time, write data valid after WE high§
2H – 20
MAX
H – 5‡
H – 10‡
2H – 4
UNIT
ns
ns
2H + 2¶
2H – 2
ns
ns
ns
2H¶#
H+10¶
ns
th(WEH-WDV)
H–5
ns
¶
ten(WE-BUd)
Enable time, WE to data bus driven
–5
ns
† A15 – A0,PS, DS, IS, R/W, and BR timings are all included in timings referenced as address.
‡ See Figure 8 for address bus timing variation with load capacitance.
§ STRB and WE edges are 0 – 4 ns from CLKOUT1 edges on writes. Rising and falling edges of these signals track each other; tolerance of resulting
pulse durations is ± 2 ns, not ± 4 ns.
¶ Values derived from characterization data and are not tested.
# This value holds true for zero or one wait state only.
ADDRESS
th(WEH-AV)
tsu(AV-WEL)
R/W
ta(RDAV)
th(RDH-RD)
ta(RDL-RD)
ten(WE-BUd)
tsu(RD-RDH)
th(WEH-WDV)
DATA
tsu(AV-RDL)
th(RDH-AV)
tsu(WDV-WEH)
RD
tw(RDH)
td(RDH-WEL)
td(WEH-RDL)
tw(WEL)
tw(RDL)
WE
tw(WEH)
STRB
NOTE A: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram
illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external
read or immediately followed by an external read require three machine cycles.
Figure 7. Memory and Parallel I/O Interface Read and Write Timing
16
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
Change in Address Bus Timing – ns
SGUS020 – JUNE 1996
2
1.75
1.50
1.25
1
0.75
0.50
0.25
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
Change in Load Capacitance – pF
Figure 8. Address Bus Timing Variation With Load Capacitance
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
17
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
READY TIMING FOR EXTERNALLY GENERATED WAIT STATES
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
MIN
tsu(RY-COH)
th(CO-RYH)
Setup time, READY before CLKOUT1 rises
tsu(RY-RDL)
th(RDL-RY)
Setup time, READY before RD falls
tv(WEL-RY)
th(WEL-RY)
Hold time, READY after CLKOUT1 rises
MAX
ns
0
ns
10
ns
Hold time, READY after RD falls
0
ns
Valid time, READY after WE falls
H – 15
ns
Hold time, READY after WE falls
H+5
ns
CLKOUT1
tsu(RY-COH)
ADDRESS
th(CO-RYH)
READY
tsu(RY-RDL)
Wait State
Generated
Internally
th(RDL-RY)
RD
Wait State
Generated
by READY
Figure 9. Ready Timing for Externally Generated Wait States During an External Read Cycle
CLKOUT1
th(CO-RYH)
ADDRESS
tsu(RY-COH)
READY
tv(WEL-RY)
th(WEL-RY)
WE
Wait State Generated by READY
Figure 10. Ready Timing for Externally Generated Wait States During an External Write Cycle
18
UNIT
10
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
RESET, INTERRUPT, AND BIO
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [H = 0.5tc(CO)]
PARAMETER
MIN
MAX
UNIT
tsu(IN-COL)
th(COL-IN)
Setup time, INT1 – INT4, NMI, before CLKOUT1 low †
Hold time, INT1 – INT4, NMI, after CLKOUT1 low †
tw(INL)SYN
tw(INH)SYN
Pulse duration, INT1 – INT4, NMI low, synchronous
tw(INL)ASY
tw(INH)ASY
Pulse duration, INT1 – INT4, NMI low, asynchronous ¶
Pulse duration, INT1 – INT4, NMI high, asynchronous ¶
tsu(RS-X2L)
tw(RSL)
Setup time, RS before X2/CLKIN low
Pulse duration, RS low
td(RSH)
tw(BIL)SYN
Delay time, RS high to reset vector fetch
34H
ns
15
ns
tw(BIL)ASY
tsu(BI-COL)
Pulse duration, BIO low, asynchronous ¶
H+15
ns
15
ns
Pulse duration, INT1 – INT4, NMI high, synchronous
15
ns
0
4H+15‡
2H+15‡§
ns
6H+15‡
4H+15‡
ns
10
ns
12H
ns
Pulse duration, BIO low, synchronous
Setup time, BIO before CLKOUT1 low
ns
ns
ns
th(COL-BI)
Hold time, BIO after CLKOUT1 low
0
ns
† These parameters must be met to use the synchronous timings. Both reset and the interrupts can operate asynchronously. The pulse durations
require an extra half-cycle to assure internal synchronization.
‡ If in IDLE2, add 4H to these timings.
§ Values are specified by design and not tested.
¶ Values derived from characterization data and are not tested.
X2/CLKIN
td(RSH)
tsu(RS-X2L)
RS
tw(RSL)
tsu(BI-COL)
tsu(IN-COL)
CLKOUT1
tw(BIL)SYN
th(COL-BI)
BIO
A15 – A0
INT4 –
INT1
tsu(IN-COL)
tsu(IN-COL)
th(COL-IN)
tw(INL)SYN
tw(INH)SYN
Figure 11. Reset, Interrupt, and BIO Timings
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
19
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
INSTRUCTION ACQUISITION (IAQ), INTERRUPT ACKNOWLEDGE (IACK),
EXTERNAL FLAG (XF), AND TOUT
switching characteristics over recommended operating conditions [H = 0.5tc(CO)]
PARAMETER
tsu(AV-IQL)
th(IQL-AV)
Setup time, address valid before IAQ low†
tw(IQL)
td(CO-TU)
tsu(AV-IKL)
th(IKH-AV)
tw(IKL)
tw(TUH)
MIN
MAX
UNIT
ns
Hold time, address valid after IAQ low
H – 12‡
H – 10‡
Pulse duration, IAQ low
H – 10‡
ns
Delay time, CLKOUT1 falling to TOUT
Setup time, address valid before IACK low§
Hold time, address valid after IACK high §
–6
H – 12‡
H – 10‡
Pulse duration, IACK low
H – 10‡
ns
Pulse duration, TOUT high
2H – 12
ns
ns
6
ns
ns
ns
td(CO-XFV)
Delay time, XF valid after CLKOUT1
0
12
ns
† IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should
be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being
addressed resides in on-chip memory.
‡ Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS
is on, or code is executing off-chip).
§ IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used.
Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must
be set to zero for the address to be valid when the vectors reside in on-chip memory.
th(IQL-AV)
ADDRESS
tsu(AV-IQL)
tw(IQL)
IAQ
tsu(AV-IKL)
th(IKH-AV)
IACK
tw(IKL)
STRB
CLKOUT1
td(CO-TU)
td(CO-TU)
td(CO-XFV)
XF
TOUT
tw(TUH)
NOTE: IAQ and IACK are not affected by wait states.
Figure 12. IAQ, IACK, and XF Timings Example With Two External Wait States
20
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
EXTERNAL DMA TIMING
switching characteristics over recommended operating conditions [H = 0.5tc(CO)] (see Note 2)
PARAMETER
MIN
td(HOL-HAL)
td(HOH-HAH)
Delay time, HOLD low to HOLDA low
tdis(AZ-HAL)
ten(HAH-Ad)
Disable time, address in the high-impedance state before HOLDA low§
td(XBL-IQL)
td(XBH-IQH)
Delay time, XBR low to IAQ low
td(XSL-RDV)
th(XSH-RD)
Delay time, read data valid after XSTRB low
ten(IQL-RDd)
tdis(W)
Enable time, IAQ low to read data driven¶
0
0†
Disable time, XR/W low to data in the high-impedance state
0†
MAX
‡
4H
Delay time, HOLD high before HOLDA high
2H
H – 15†
ns
ns
2H†
Delay time, XBR high to IAQ high
Hold time, read data after XSTRB high
ns
ns
H – 5†
4H†
Enable time, HOLDA high to address driven
UNIT
6H†
4H†
ns
40
ns
ns
ns
2H†
15†
ns
ns
H†
tdis(I-D)
Disable time, IAQ high to data in the high-impedance state
ns
ten(D-XRH)
Enable time, data from XR/W going high
4†
ns
† Values derived from characterization data and are not tested.
‡ HOLD is not acknowledged until current external access request is complete.
§ This parameter includes all memory control lines.
¶ This parameter refers to the delay between the time the condition (IAQ = 0 and XR/W = 1) is satisfied and the time that the SMJ320C50x data
lines become valid.
NOTE 2: X preceding a name refers to the external drive of the signal.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
td(HAL-XBL)
td(IQL-XSL)
Delay time, HOLDA low to XBR low#
Delay time, IAQ low to XSTRB low#
tsu(AV-XSL)
tsu(DV-XSL)
MIN
0#
MAX
UNIT
ns
0#
ns
Setup time, Xaddress valid before XSTRB low
15
ns
Setup time, Xdata valid before XSTRB low
15
ns
th(XSL-D)
th(XSL-WA)
Hold time, Xdata hold after XSTRB low
15
ns
Hold time, write Xaddress hold after XSTRB low
15
ns
tw(XSL)
tw(XSH)
Pulse duration, XSTRB low
45
ns
Pulse duration, XSTRB high
45
ns
tsu(RW-XSL)
Setup time, R/W valid before XSTRB low
20
ns
th(XSH-RA)
Hold time, read Xaddress after XSTRB high
0
ns
# XBR, XR/W, and XSTRB lines should be pulled up with a 10-kΩ resistor to assure that they are in an inactive (high) state during the transition
period between the SMJ320C50x driving them and the external circuit driving them.
NOTE 2. X preceding a name refers to the external drive of the signal.
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
21
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
EXTERNAL DMA
HOLD
td(HOH-HAH)
td(HOL-HAL)
HOLDA
Address
Bus/
Control
Signals† t
d(HAL-XBL)
ten(HAH-Ad)
tdis(AZ - HAL)
ten(I-B)
XBR
td(XBL-IQL)
td(XBH-IQH)
IAQ
td(IQL-XSL)
XSTRB
tsu(RW-XSL)
tw(XSH)
tw(XSL)
XR / W
tdis(W)
tsu(AV-XSL)
th(XSH-RD)
th(XSH-RA)
ten(IQL-RDd)
XADDRESS
td(XSL-RDV)
tsu(AV-XSL)
th(XSL-WA)
tdis(I- D)
DATA(RD)
ten(IQL-RDd)
th(XSL-D)
tsu(DV-XSL)
XDATA(WR)
† A15 – A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as address bus/control signals.
Figure 13. External DMA Timing
22
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
ten(D-XRH)
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
SERIAL-PORT RECEIVE
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [H = 0.5tc(CO)]
PARAMETER
MIN
5.2H
MAX
†
UNIT
tc(SCK)
tf(SCK)
Cycle time, serial-port clock
tr(SCK)
tw(SCK)
Rise time, serial-port clock
2.1H
ns
tsu(FS-CK)
th(CK-FS)
Setup time, FSR before CLKR falling edge
10
ns
Hold time, FSR after CLKR falling edge
10
ns
8‡
8‡
Fall time, serial-port clock
Pulse duration, serial-port clock low/high
ns
ns
ns
tsu(DR-CK)
Setup time, DR before CLKR falling edge
10
ns
th(CK-DR)
Hold time, DR after CLKR falling edge
10
ns
† The serial-port design is fully static and therefore can operate with tc(SCK) approaching ∞. It is characterized approaching an input frequency of
0 Hz but tested at a much higher frequency to minimize test time.
‡ Values derived from characterization data and are not tested.
tc(SCK)
tf(SCK)
tw(SCK)
CLKR
tr(SCK)
th(CK-FS)
tw(SCK)
tsu(FS-CK)
tsu(DR-CK)
FSR
th(CK-DR)
DR
Bit
1
2
7 or 15
(see Note A)
8 or 16
(see Note A)
NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.
Figure 14. Serial-Port Receive Timing
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
23
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
SERIAL-PORT TRANSMIT, EXTERNAL CLOCKS AND EXTERNAL FRAMES
switching characteristics over recommended operating conditions (see Note 3)
PARAMETER
td(CXH-DXV)
tdis(CXH-DX)
Delay time, DX valid after CLKX high
th(CXH-DXV)
Hold time, DX valid after CLKX high
MIN
MAX
UNIT
25
40†
ns
Disable time, DX valid after CLKX high
–5
ns
ns
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [H = 0.5tc(CO)] (see Note 3)
tc(SCK)
tf(SCK)
Cycle time, serial-port clock
tr(SCK)
tw(SCK)
Rise time, serial-port clock
td(CXH-FXH)
th(CXL-FXL)
Delay time, FSX after CLKX high edge
MIN
MAX
5.2H
‡
8†
8†
Fall time, serial-port clock
Pulse duration, serial-port clock low/high
2.1H
UNIT
ns
ns
ns
ns
2H – 8
ns
Hold time, FSX after CLKX falling edge
10
ns
th(CXH-FXL)
Hold time, FSX after CLKX high edge
2H – 8†§
ns
† Values derived from characterization data and are not tested.
‡ The serial-port design is fully static and therefore can operate with tc(SCK) approaching ∞. It is characterized approaching an input frequency of
0 Hz but tested at a much higher frequency to minimize test time.
§ If the FSX pulse does not meet this specification, the first bit of serial data will be driven on the DX pin until the falling edge of FSX. After the falling
edge of FSX, data will be shifted out on the DX pin. The transmit-buffer-empty interrupt will be generated when the th(FS) and th(FS)H specification
is met.
NOTE 3: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on
the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX
is independent of the source of CLKX.
tc(SCK)
tf(SCK)
tw(SCK)
CLKX
td(CXH-FXH))
th(CXL-FXL)
tr(SCK)
th(CXH-FXL)
tw(SCK)
FSX
td(CXH-DXV)
tdis(CXH-DX)
th(CXH-DXV)
DX Bit
1
2
7 or 15
(see Note A)
8 or 16
(see Note A)
NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.
Figure 15. Serial-Port Transmit Timing of External Clocks and External Frames
24
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
SERIAL-PORT TRANSMIT, INTERNAL CLOCKS AND INTERNAL FRAMES
switching characteristics over recommended operating conditions [H = 0.5tc(CO)] (see Note 3)
PARAMETER
MIN
TYP
MAX
UNIT
td(CX-FX)
td(CX-DX)
Delay time, CLKX rising to FSX
25
ns
Delay time, CLKX rising to DX
ns
tdis(CX-DX)
tc(SCK)
Disable time, CLKX rising to DX
25
40†
8H
ns
tf(SCK)
tr(SCK)
Fall time, serial-port clock
5
ns
Rise time, serial-port clock
5
ns
Cycle time, serial-port clock
ns
tw(SCK)
Pulse duration, serial-port clock low/high
4H – 20
ns
th(CXH-DXV) Hold time, DX valid after CLKX high
–6
ns
† Values derived from characterization and not tested.
NOTE 3: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on
the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX
is independent of the source of CLKX.
tc(SCK)
tf(SCK)
tw(SCK)
CLKX
td(CX-FX)
tw(SCK)
tr(SCK)
td(CX-FX)
td(CX-DX)
FSX
tdis(CX-DX)
th(CXH-DXV)
DX
Bit
1
2
7 or 15
(see Note A)
8 or 16
(see Note A)
NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.
Figure 16. Serial-Port Transmit Timing of Internal Clocks and Internal Frames
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
25
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
SERIAL-PORT RECEIVE TIMING IN TDM MODE
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [H = 0.5tc(CO)]
MIN
5.2H
MAX
†
UNIT
tc(SCK)
tf(SCK)
Cycle time, serial-port clock
tr(SCK)
tw(SCK)
Rise time, serial-port clock
2.1H
ns
tsu(TD-TCH)
th(TCH-TD)
Setup time, TDAT/TADD before TCLK rising
30
ns
Hold time, TDAT/TADD after TCLK rising
–3
ns
tsu(TA-TCH)
th(TCH-TA)
Setup time, TDAT/TADD before TCLK rising§
20
ns
Hold time, TDAT/TADD after TCLK rising§
–3
ns
8‡
8‡
Fall time, serial-port clock
Pulse duration, serial-port clock low/high
ns
ns
ns
Setup time, TRFM before TCLK rising edge¶
Hold time, TRFM after TCLK rising edge¶
tsu(TF-TCH)
10
ns
th(TCH-TF)
10
ns
† The serial-port design is fully static and therefore can operate with tc(SCK) approaching ∞. It is characterized approaching an input frequency of
0 Hz but tested at a much higher frequency to minimize test time.
‡ Values derived from characterization data and are not tested.
§ These parameters apply only to the first bits in the serial bit string.
¶ TFRM timing and waveforms shown in Figure 17 are for external TFRM. TFRM also can be configured as internal. The TFRM internal case is
illustrated in the transmit timing diagram in Figure 18.
tf(SCK)
tw(SCK)
tr(SCK)
tw(SCK)
TCLK
tsu(TD-TCH)
tc(SCK)
th(TCH-TD)
B15
TDAT
B0
B14
B12
B8
A2
A3
A7
B7
th(TCH-TA)
tsu(TA-TCH)
th(TCH-TA)
tsu(TF -TCH)
TADD
B13
A0
A1
th(TCH-TF)
TFRM
Figure 17. Serial-Port Receive Timing in TDM Mode
26
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
B2
B1
B0
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
SERIAL-PORT TRANSMIT TIMING IN TDM MODE
switching characteristics over recommended operating conditions [H = 0.5tc(CO)]
PARAMETER
th(TCH-TDV)
td(TCH-TFV)
MIN
Hold time, TDAT/TADD valid after TCLK rising
Delay time, TFRM valid after TCLK rising†
MAX
0
UNIT
ns
H
3H+10
ns
td(TC-TDV)
Delay time, TCLK to valid TDAT/TADD
20
ns
† TFRM timing and waveforms shown in Figure 18 are for internal TFRM. TFRM can also be configured as external, and the TFRM external case
is illustrated in the receive timing diagram in Figure 17.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature [(H = 0.5tc(CO)]
MIN
tc(SCK)
tf(SCK)
Cycle time, serial-port clock
5.2H
TYP
8H‡
MAX
§
8¶
8¶
Fall time, serial-port clock
UNIT
ns
ns
tr(SCK)
Rise time, serial-port clock
ns
tw(SCK) Pulse duration, serial-port clock low/high
2.1H
ns
‡ When SCK is generated internally.
§ The serial-port design is fully static and therefore can operate with tc(SCK) approaching ∞. It is characterized approaching an input frequency of
0 Hz but tested at a much higher frequency to minimize test time.
¶ Values derived from characterization data and are not tested.
tf(SCK)
tw(SCK)
tw(SCK)
tr(SCK)
TCLK
tc(SCK)
td(TCV-TDV)
B15
TDAT
B0
B14
B13
B12
A2
A3
B8 B7
B2
B1
B0
th(TCH-TDV)
td(TC-TDV)
th(TCH-TDV)
TADD
A1
td(TCH-TFV)
A7
A0
td(TCH-TFV)
TFRM
Figure 18. Serial-Port Transmit Timing in TDM Mode
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
27
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
MECHANICAL DATA
HFG (S-CQFP-F132)
CERAMIC QUAD FLATPACK WITH TIE-BAR
0.960 (24,38)
TYP SQ
0.945 (24,00)
0.800 (20,32) TYP SQ
”A”
33
0.225 (5,72)
Tie Bar Width
0.175 (4,45)
1
34
132
1.210 (30,73)
TYP
2.015 (51,18)
1.990 (50,55)
100
2.025 (51,44) MAX
66
67
99
“C”
“B”
0.061 (1,55)
DIA TYP
0.059 (1,50)
132
(0,33)
0.013
0.006 (0,15)
Braze
0.040 (1,02)
0.030 (0,76)
0.025 (0,64)
DETAIL “A”
0.014 (0,36)
0.002 (0,05)
0.010 (0,25)
0.005 (0,12)
0.020 (0,51) MAX
DETAIL “B”
0.116 (2,95) MAX
DETAIL “C”
4040231-8 / F 04/96
NOTES: A.
B.
C.
D.
E.
28
All linear dimensions are in inches (millimeters)..
This drawing is subject to change without notice.
Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
This package can be hermetically sealed with a metal lid.
The terminals will be gold plated.
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
MECHANICAL DATA
GFA (S-CPGA-P141)
CERAMIC PIN GRID ARRAY PACKAGE
1.080 (27,43)
SQ
1.040 (26,42)
0.900 (22,86) TYP
0.100 (2,54) TYP
0.050 (1,27) TYP
W
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A
2
1
0.026 (0,66)
0.006 (0,15)
4
3
6
5
8
7
10
9
12
11
16
14
13
15
18
17
19
0.145 (3,68)
0.105 (2,67)
0.034 (0,86) TYP
0.022 (0,56)
0.016 (0,41)
0.140 (3,56)
DIA TYP
0.120 (3,05)
0.048 (1,22) DIA TYP
4 Places
4040133/D 04/96
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-128
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
29
SMJ320C50/SMQ320C50
DIGITAL SIGNAL PROCESSOR
SGUS020 – JUNE 1996
MECHANICAL DATA
PQ (S-PQFP-G***)
PLASTIC QUAD FLATPACK
100 LEAD SHOWN
13
1 100
89
14
88
0.012 (0,30)
0.008 (0,20)
0.006 (0,15) M
”D3” SQ
0.025 (0,635)
0.006 (0,16) NOM
64
38
0.150 (3,81)
0.130 (3,30)
39
63
Gage Plane
”D1” SQ
”D” SQ
0.010 (0,25)
0.020 (0,51) MIN
”D2” SQ
0°– 8°
0.046 (1,17)
0.036 (0,91)
Seating Plane
0.004 (0,10)
0.180 (4,57) MAX
LEADS ***
100
132
MAX
0.890 (22,61)
1.090 (27,69)
MIN
0.870 (22,10)
1.070 (27,18)
MAX
0.766 (19,46)
0.966 (24,54)
MIN
0.734 (18,64)
0.934 (23,72)
MAX
0.912 (23,16)
1.112 (28,25)
MIN
0.888 (22,56)
1.088 (27,64)
NOM
0.600 (15,24)
0.800 (20,32)
DIM
”D”
”D1”
”D2”
”D3”
4040045 / C 11/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069
30
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1999, Texas Instruments Incorporated