SLLS528 – MARCH 2002
FEATURES
D 0.2-mA to 40-mA (Constant-Current Sink)
D
D
D
D
D
DESCRIPTION
Drive Capability x 12 Bits Output Count into
24-Pin HTSSOP Package
1024 Gray-Scale Display (PWM Control 1024
Steps) with Max 25-MHz Clock Frequency
3-Way Brightness Adjustment
– Plane Brightness Adjustment for 64 Steps
(40% to 100%)
– Frequency Division for 16 Steps
(6.3% to 100%)
– Dot Correction for 256 Steps (0% to 100%)
DS–Link Data Input/Output (Data Rate Max
20 Mbps) with Packet Operation
5 Error Information Types and 2 Gray–Scale
Clock Modes
3.3-V VCC and LVTTL Interface
APPLICATION
D Full- or Multi-Color LED Display
The TLC5930 is a constant-current sink driver
with an adjustable current value, and 1024 gray
scale display that uses pulse width control. The
output current is 0.2 mA to 40 mA with 12 bits of
RGBx4. The maximum current value of the
constant-current output can be set by one external
resistor.
The TLC5930 includes three kinds of brightness
adjustment functions: one adjusts the plane
brightness between devices, changing the current
values of all outputs uniformly. The second adjusts
the frequency division to controls overall panel
brightness, and the third adjusts the dot correction
per LED, changing the current values of
independent output.
The TLC5930 also includes color–tone correction
function for correcting color per dot (pixel) and
OVM function for constant-current output
terminals used for LED failure detection.
Other features include the thermal error flag
(TEF). The active wire-check (AWC) to check the
communication between the controller and the
device. The LED leakage-detect (LKD) to detect
the reverse leakage on the LED. The GCLK error
flag (GEF) and the HSYNC error flag (HEF) by
monitoring the gray-scale clock count, and the
dual source gray-scale clock (DSG) function to
switch the gray-scale clock to the external input
clock or to switch the internally-generated clock.
The TLC5930 requires three signals for standard
operation: data input and gray-scale clock. Only
three-signal line and 24-pin HTSSOP package
reduce board area and total cost.
PowerPAD is a trademark of Texas Instruments Incorporated.
Copyright 2002, Texas Instruments Incorporated
!" #!$% &"'
&! #" #" (" " ") !"
&& *+' &! # ", &" " "%+ %!&"
", %% #""'
www.ti.com
1
SLLS528 – MARCH 2002
PWP PACKAGE
(TOP VIEW)
OUT0
OUT1
OUT2
GND
OUT3
OUT4
OUT5
GND
DTIN
STIN
GCLK
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OUT11
OUT10
OUT9
GND
OUT8
OUT7
OUT6
DTOUT
STOUT
XRST
IREF
VCC
AVAILABLE OPTIONS
PACKAGE
TA
–20°C to 85°C
PowerPad TSSOP
(PWP)
TLC5930PWP
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage,
Output current (dc),
Input voltage range,
Output voltage range,
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 4.0 V
IO(LC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 mA
VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VCC
VDTOUT, VSTOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to (VCC – 0.2 V)
VOUT0 – VOUT11, (when off) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 17 V
VOUT0 – VOUT11, (when on) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 10 V
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 125°C
Power dissipation rating at (or above) TA = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.7 W
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltages values are with respsect to GND terminal.
2. At operating temperature range over 25°C, dependent on derating factor of 41 mW/°C.
2
www.ti.com
SLLS528 – MARCH 2002
electrical characteristics, MIN/MAX: VCC = 3.0 V to 3.6 V, TA = – 20°C to 85°C, TYP: VCC = 3.3 V,
TA = 25°C (unless otherwise noted)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
PARAMETER
VOH
VOL
High-level output voltage
II
Input current
ICC
Supply current
Low-level output voltage
TEST CONDITIONS
MIN
IOH = – 1 mA
IOL = 1 mA
TYP
MAX
UNIT
2.4
0.4
±1
VIN = VCC or GND
Input signal is static, VOUT = 1 V,
RIREF = 5.1 kΩ,
LL output bits off
µA
16
21
40
50
40
45
mA
µA
mA
Input signal is static, VOUT = 1 V,
RIREF = 5.1 kΩ,
LL output bits on
RIREF = 5.1 kΩ,
V
IO(LC)
Constant-current output current
VOUTn = 1.0 V,
LL output bits on
ILKG
Output leakage current
OUT0 to OUT11 (V(OUTn) = 15 V)
0.1
∆IOLC
Constant-current outout error between
bits
OUT0 to OUT11 (V(OUTn) = 1 V),
RIREF = 5.1 kΩ
± 4%
∆IOLC1
Changes in constant output current
depend on supply voltage
VREF = 1.23 V
±3
∆IOLC2
Changes in constant output current
depend on output voltage
VOUT = 1 V to 3 V, RIREF = 5.1 kΩ,
VIREF = 1.23 V,
1 bit light on
±1
∆IOLC3
Changes in constant output current
depend on brightness data
VOUT = 1.3 V,
VIREF = 1.23 V,
±2
TTSD
VIREF
TEF detection temperature
Junction temperature
Reference voltage
RIREF = 5.1 kΩ
35
RIREF = 5.1 kΩ,
1 bit light on
150
160
170
1.23
%/V
°C
V
switching characteristics, CL = 15 pF
PARAMETER
tR
Rise time
tF
Fall time
tPD
Propagation delay time
TEST CONDITIONS
MIN
MAX
STOUT
12
15
DTOUT,
STOUT
10
13
OUTn,
See Figure 1
15
40
GCLK – OUT0 on
90
110
GCLK – OUT0 off
35
60
[(OUTn + 1) – OUTn]
25
40
DTIN – OUT0,
STIN – OUT0
DTIN – DTOUT,
STIN – DTOUT,
DTIN,
STIN,
60
STOUT
STOUT(1)
Operation mode setting (all output force off)
– OUT0 off
Duty deviation between edge of DTIN and
tEDGE
STIN
TYP
DTOUT,
DTOUT/STOUT,
STOUT/DTOUT
–10
18
25
60
90
±1
10
UNIT
ns
(1) This specification shows the delay of edge for DATA/STROBE, but data appears in the output with 2 bits delay. (Data propagation delay time
is 2 bits + tD [D/STIN – D/STOUT])
www.ti.com
3
SLLS528 – MARCH 2002
recommended operating conditions
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
dc characteristics
PARAMETER
CONDITIONS
Supply voltage, VCC
Voltage applied to constant-current
constant current output,
output VO
MAX
3.0
15
OUT0 to OUT11 on
10
2.0
Low-level input voltage, VIL
Low-level output current, IOL
Constant output current, IO(LC)
OUT0 to OUT11
V
VCC
GND
VCC = 3.1 V @ DTOUT, STOUT
VCC = 3.1 V @ DTOUT, STOUT
UNIT
3.6
OUT0 to OUT11 off
High-level input voltage, VIH
High-level output current, IOH
MIN
0.8
– 1.0
1.0
mA
40
Operating free-air temperature range, TA
– 20
85
°C
ac characteristics, VCC = 3.1 V to 3.5 V, TA = –20°C to 85°C (unless otherwise noted)
f(GCLK)
t(EDGE)
PARAMETER
GCLK clock frequency(1)
2 gray scale inputs
Time between edges
DTIN – STIN,
tw(H)/tw(L)
tw(L)
GCLK pulse duration
t(DATA)
tSU
Data transfer rate
CONDITIONS
IO(LC) = 40 mA
STIN – DTIN
25
HSYNC – GCLK
www.ti.com
UNIT
MHz
30
ns
1
(1) This is the frequency when any output is obtailed at two or more than gray-scale entered.
4
MAX
20
XRST reset pulse duration
Setup time
MIN
ms
20
Mb/s
6.5
ns
SLLS528 – MARCH 2002
functional block diagram
VCC
DTIN
Communication Logic
DATA
DM
DTOUT
D/S
Link
Decoder
D/S
Link
Decoder
CLK
STIN
STOUT
Packet
Shift
Register
Packet
Interface
GCLK
Packet
Data
Latch
Packet
Interface
330 kΩ
CLR
GS, BCP
XRST
GSCLK
PWM
Controller
BLANK, FON, FOF, INHSW, INHCS
Analog Converter
Bandgap
Reference
Generator
DC, CC
BC
Reference
Voltage
SW, CSW
IOVM
Trimming
Circuit
BG, IBC
BG
IREF
Thermal
Error
Flag
ITEF
Digital to Analog Converter
&
IDC,ICC
12-Bit Constant Current Driver
&
Bias Current
Generator
Output
Voltage
Monitor
&
LED Leak
Detector
GND
www.ti.com
OUT11
OUT9
OUT10
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
GND = DGND, AGND, LGND
5
SLLS528 – MARCH 2002
Terminal Functions
DESCRIPTION
TERMINAL
NAME
NO.
I/O
DTIN
9
I
DS–link data input
DTOUT
17
O
DS–link data output
GCLK
11
I
Clock input for gray scale. The gray scale display is accomplished by lighting the LED until the
number of the gray-scale clock counted is equal to the data latched.
GND
4, 8, 12, 21
–
Ground
IREF
14
I/O
OUT0
1
OUT1
2
OUT2
3
OUT3
5
OUT4
6
Constant-current value setting. LED current is set to the desired value by connecting an external
resistor between IREF and GND. The 168 times current compared to current across the external
resistor flows through the constant-current output terminals.
Constant-current output.
OUT5
7
OUT6
18
OUT7
19
OUT8
20
OUT9
22
OUT10
23
OUT11
24
STIN
10
I
DS–link strobe input
STOUT
16
O
DS–link strobe output
VCC
13
I
Power supply
XRST
15
I
Reset signal. This signal is used to initialize the device reset is accomplished by pulling this pin low
(internally pulled up with a 330-kΩ resistor). If not used, this terminal should be left open or connect
to VCC.
6
O
www.ti.com
SLLS528 – MARCH 2002
PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS
DTIN, STIN, GCLK
VCC
PAD
GND
DTOUT, STOUT
VCC
PAD
GND
OUTn
PAD
GND
XRST
VCC
330 k
PAD
GND
www.ti.com
7
SLLS528 – MARCH 2002
TIMING DIAGRAMS
VCC
56 Ω
VCC
IREF
5.1 kΩ
OUTn
15 pF
GND
Figure 1. Rise Time and Fall Time Test Circuit for OUTn
VIH or VOH
VIH
90%
50%
50%
10%
VIL
VIL or VOL
tR
txxxx
tF
VIH or VOH
50%
50%
VIL or VOL
Figure 2. Timing Requirements
PRINCIPLES OF OPERATION
setting for constant output current value
On the constanct current output terminals (OUT0 to OUT11), approximately 168 times the current that flows
through the external resistor, RIREF, (connected between IREF and GND) can flow. The external resistor value
is calculated using the following equation:
R (IREF) (W) + 168 1.23 V
I O(LC) (A)
(1)
where R(IREF) should be ≤ 4.88 kΩ
Note that more current flows if IREF is connected directly to GND.
8
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
command packet list
ID
FUNCTION
HEX
Internal reset
00
COMMAND
CONTROL
COMMON
INDIVIDUAL
X
HEX
BIN
NO. OF
DATA
BITS
NO. OF
PACKET
BITS
MODE
00
00000000
24
Write
Gray scale data setting
00or01.FF
X
X
02
00000010 10x12 output
8(03h)
136
Write
Dot correction data setting
00or01.FF
X
X
04
00000100
8x12 output
112
Write
Color tone correction data setting
00or01.FF
X
X
08
00001000
8x4set
48
Write
Plane brightness adjustment data setting
00or01.FF
X
X
10
00010000
16
32
Write
Color tone correction control setting
00or01.FF
X
X
20
00100000
8
24
Write
Operation mode setting
00or01.FF
X
X
40
01000000
16
32
Write
OVM information read
00or01.FF
X
X
50
01010000
16
32
Read
Failure monitor information read
00or01.FF
X
X
24
Read
60
01100000
8
Automatical ID setting
00
X
70
01110000
16(min)
HSYNC synchronization
00
X
80
10000000
16
NOTE
32(min)
32
Write
Wr/Rd
Common control is applied to all the devices connected. Indidual control is applied to the device specified by ID.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
basic packet configuration
MSB
ID (8 bit)
MSB
LSB
CMD (8 bit)
MSB
LSB
LSB
DATA (0 to 120 bit)
MSB
LSB
data configuration
D
DATA
GCLK
Q
DTIN
Q
D
Q
STIN
Q
UDG–02058
Figure 3. DS LINK Configuration
www.ti.com
9
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
packet operation
Data output is performed with delay of two bits from input. In other words, by using the edge of the input, data
before two bits appear in the output terminal. Figure 4 shows the concept for data transfer when some TLC5930s
are connected in a cascade, where data A–Z indicates valid data, and the asterisk (*) marks invalid data. Also,
data A is a first data input from controller, and there is assumed to be no data transition for DATA/STROBE
between [H and I] and [S and T] in the IC1 input data.
Invalid data is clocked out corresponding to the input edge to ensure that no data exists before data A. After
that, data A is clocked out with a time delay of two bits plus tD(D/STIN–D/STOUT) using the input edge for data C.
Once data output is started, data before two bits from current input is sequentially clocked out using the input
edge. It should be noted that data output stays during no transition of DATA/STROBE, since no input edge
makes the output edge. Figure 4 shows that the output of IC1 remains in data F and does not go to data G until
the edge of input data I is entered (after IC1 clocked out data F, although the input data of IC1 is continued from
A to H.)
If data A to H are included in one packet, the data output for each output of the device in data H, (which indicates
the completion of packet operation), is performed out at the edge establishing data J for IC1, data L for IC2, data
O for IC3, and data Q for IC4 from the view of controller. In other words, in order to complete the packet operation
for all the devices connected in cascades, additional bit data equivalent to two times the number of devices
cascaded is needed to be clocked in.
Additionally, since each device has the time delay, TD(D/STIN–D/STOUT), from input to output, the controller views
that output having a time delay exceeding two bits against a virtual input to IC1. In this example, while, in
practice, the output data H for IC4 is established by the input edge of data Q, it appears to be synchronized with
data S for IC1.
A B C D E
F G H
I
J
K
L
M
O P Q R S
T
U V W X
Y
Z
IC1 INPUT DATA
2 bit+tD(D/STIN–D/STOUT)
IC2 INPUT DATA
IC1 OUTPUT DATA
IC3 INPUT DATA
IC2 OUTPUT DATA
IC4 INPUT DATA
IC3 OUTPUT DATA
*
A B C D E
*
*
*
*
*
*
A B C
*
*
F
*
*
G H
D
A
*
tD(D/STIN–D/STOUT)
E
B
I
J
K
F G H
C D E
L M O P Q R S
I
F
J
G
K
H
T
U V W X
L M O P Q R S
I
J
K
T
L M O P Q R
U
V
S
2-bit + tD (D/STIN – D/STOUT)
IC4 OUTPUT DATA
*
*
*
*
*
*
*
*
A
B C D
E
F G H
I
J
K
L M O P Q
UDG–02032
Figure 4. Data Transfer Concept in Cascade Connection
10
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
As shown in Figure 4, in order for all the cascade-connected devices to complete one packet operation,
additional bit data to input to the first stage equivalent to two times the number of devices cascaded is required
to be clocked in. But, in practice, sending just any data is not acceptable, and some packets with bits
corresponding to two times the number of devices connected are needed for synchronization to be successful.
For example, in the case that 16 ICs are connected in cascade, since 16 x 2 = 32 bits are needed to complete
the packet operation of sixteenth IC, OVM information reading packet as a dummy, which does not write any
data to the device, is desirable. Or, an alternative method to send any packet such as use of unused ID (e.g.
FFh) is available.
Figure 5 shows the concept for normal lighting-ON operation (based on pulse-width control method). Internal
BLANK goes high on the falling edge of the 21st bit in the HSYNC packet. If the constant-current output is ON
at that time, it is turned off (except for force on mode), and the data for which the latch flag is set in the HSYNC
packet is latched during internal BLANK high-level. Internal BLANK goes low on the rising edge of the gray-scale
clock (GCLK) after the edge of LSB (32nd bit) for HSYNC packet, and the TLC5930 goes into the status that
can be turned on by the constant-current output. The constant-current output is turned on by the next rising edge
of the gray-scale clock.
During power up, the initial value of BLANK is at a high level, therefore, operation for BLANK and
constant-current output when HSYNC packet is entered for the first time as a normal operation is different from
the example shown in Figure 5.
In addition, since BLANK and the gray-scale clock are ignored in the force-ON mode, the timing to be lighted
on is also different from the example shown in Figure 5.
www.ti.com
11
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
HSYNC packet
DATA INPUT
ID
1
CMD
10
Next Packet
DATA
20
30
INTERNAL CLOCK
LSB of HSYNC Packet
When Gray Scale Clock is Not Sequential
INTERNAL BLANK
GCLK
CON STANT
Light ON
CURRENT OUTPUT
When Gray Scale Clock Is Sequential
INTERNAL BLANK
GCLK
CON STANT
Light ON
CURRENT OUTPUT
When Internal Gray Scale Clock Is Used
INTERNAL BLANK
CON STANT
Light ON
CURRENT OUTPUT
Figure 5. Normal Lighting-ON Operation
12
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
There are two different methods available as shown in Figure 6 for entering the gray-scale clock when in
light-ON mode. When the gray-scale clock is sequential, lighting-ON by the device is initiated after the HSYNC
packet operation for each device has been completed. When the external clock is used as gray-scale clock, all
the devices can be lighted-ON simultaneously by entering the gray scale clock after the HSYNC packet is
entered for the last device (in this example, just after OVM information reading packet has entered to IC1).
When Light-ON in a 4 Gray Scale With 16 ICs
When Gray Scale Clock Is Sequential (Including Use of Internally Generated Gray-Scale Clock)
GRAY SCALE
CLOCK
IC1 D/STIN
HSYNC Packet 32 bits
ÔÔ
ÔÔ
IC2 D/STIN
IC15 D/STIN
IC1 Constant Current Output
HSYNC Packet 32 bits
IC2 Constant Current Output
ÎÎÎÎÎÎÎÎÎÎÎÎÌÌÌÌÌÌ
ÎÎÎÎÎÎÎÎÎÎÎÎÌÌÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÓÓÓÓÓ
ÏÏÏÏÏÏÏÏÏÏÏÏÓÓÓÓÓ
OVM Information Reading Packet 32bits
ON
OVM Information Reading Packet 32bits
ON
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
HSYNC Packet 32 bits
Other Packet
IC15 Constant Current Output
IC16 D/STIN
ÏÏÏÏÏÏ
ÏÏÏÏÏÏ
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ON
HSYNC Packet 32 bits
Other Packet
IC16 Constant Current Output
ON
When Gray Scale Clock Is Not Sequential (External Input Only)
GRAY SCALE
CLOCK
IC1 D/STIN
HSYNC Packet 32 bits
ÔÔ
ÔÔ
IC2 D/STIN
IC15 D/STIN
IC1 Constant Current Output
HSYNC Packet 32 bits
IC2 Constant Current Output
ÎÎÎÎÎÎÎÎÎÎÎÎÌÌÌÌÌÌ
ÎÎÎÎÎÎÎÎÎÎÎÎÌÌÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÓÓÓÓÓ
ÏÏÏÏÏÏÏÏÏÏÏÏÓÓÓÓÓ
OVM Information Reading Packet 32bits
ON
OVM Information Reading Packet 32bits
ON
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
ÑÑÑÑÑÑÑÑÑÑÑ
Other Packet
HSYNC Packet 32 bits
IC15 Constant Current Output
IC16 D/STIN
Other Packet
ÏÏÏÏÏÏ
ÏÏÏÏÏÏ
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ON
HSYNC Packet 32 bits
IC16 Constant Current Output
ON
Figure 6. Lighting-ON Operation With 16 Devices
www.ti.com
13
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
command packet and operation
internal reset
By sending this packet once, the internal register within all the devices connected is set to the default value and
synchronized with the controller. Note that individual reset for the device is not available.
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
packet configuration
ID (bin)
00000000
default value
REGISTER
CMD (bin)
00000000
CMD (bin)
00000011
DEFAULT VALUE
COMMENTS
ID
xxxxxxxx
Indeterminate (no write)
Plane brightness
111111 (bin)
Frequency division ratio
0000 (bin)
Dot correction
11111111 (bin) × 12 (output)
Color tone correction
00000000 (bin) × 4
Gray scale
0000000000 (bin) × 12 (output)
CCEN–2
(color tone correction ON/OFF)
000 (bin)
FORCE OFF
0
Normal operation
Operation mode setting
FORCE ON
0
Normal operation
Operation mode setting
DCEN
0
Dot correction disable
Operation mode setting
BCEN
0
Brightness control disable
Operation mode setting
LKDEN
0
LKD disable
Operation mode setting
DSGSL
0
Use GCLK terminal
Operation mode setting
OVM comparator voltage
0000 (bin)
0.3 V
Operation mode setting
OVMF, OVMFA, GEF, HEF,
TEF
1
100%
1/1 (no frequency division)
100%
0%
0
Color tone correction disable
Automatic ID setting
Plane brightness adjustment
data setting
Plane brightness correction
data setting
Dot correction data setting
Color tone correction setting
Gray scale data setting
Color tone correction control
HSYNC, fault information
reading
initialization
During power up, the device is in an indeterminate condition. To fully reset the device after power up, it is
necessary to send an internal reset packet after entering the reset pulse to the XRST terminal or after sending
a 0 to each device 256 times as a dummy and then 03h.
Table 1. Input Configuration After Power-Up When Using XRST (reset pulse + 24 bit)
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
XRST
RESET (NEGATIVE PULSE)
INTERNAL RESET PACKET
00000000
00000000
00000011
(03000003h)
Note: Both DTIN and STIN should be 0 during XRST 0.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 2. Input Configuration After Power-Up When Not Using XRST (256 bit × devices + 24 bit)
DUMMY (bin)
DATA (bin)
0 (256 × devices)
00000011
INTERNAL RESET PACKET
00000000
(00h [256 bits × n] + 03000003h)
14
www.ti.com
00000000
00000011
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
gray scale data
Using this packet, the same gray-scale data can be written to all the connected devices simultaneously or
different gray-scale data can be written to each device.
The constant-current output is turned on (constant-current flows), except that gray-scale data entered to
gray-scale data latch is 0, synchronizing with the next rising edge of the gray-scale clock after the rising edge
of the gray-scale clock with the time delay of tsu from the edge of DTIN/STIN of HSYNC packet LSB. Thereafter,
the 10-bit gray-scale counter counts the number of rising edge of the gray-scale clock and outputs is matched
to gray-scale data is turned off (constant-current flow stops).
The user can select either the gray scale clock using GCLK terminal input or the internally generated clock using
DTIN/STIN terminal input. (See DSG function section for more detail)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 3. Packet Configuration (136-bit)
ID
DATA
(bin)
CMD
(bin)
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
xxxxxxxx
00000010
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
10 bit
dt [2]
dt [1]
dt [0]
GRAY SCALE
DATA
OUTn
dt [9]
dt [8]
dt [7]
dt [6]
dt [5]
dt [4]
dt [3]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
.
.
.
1
1
1
1
1
1
1
1
1
0
1023
1
1
1
1
1
1
1
1
1
1
1024
(xx02xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxh) After ID and CMD, 10 bit data continues 12 output
www.ti.com
15
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
dot correction data
Using this packet, the same dot correction data can be written to all connected devices simultaneously, or
different dot correction data can be written to each device.
The dot correction register latch is configured with 12 output x 8 bit; the current value on each constant output
current can be adjusted in 256 steps as 1 step of 0.4% of current ratio between 100% and 0% when output
current is set to 100% by adjusting external resistor and brightness adjustment data. By using this function,
brightness deviation due to brightness variation of LED can be reduced.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 4. Packet Configuration (112-bit)
ID
DATA
(bin)
CMD
(bin)
OUT0
xxxxxxxx
00000100
8 bit
OUT1
8 bit
OUT2
8 bit
OUT3
8 bit
OUT4
OUT5
8 bit
8 bit
OUT6
8 bit
OUT7
8 bit
OUT8
OUT9
OUT10
OUT11
8 bit
8 bit
8 bit
8 bit
OUTn
dt [7]
dt [6]
dt [5]
dt [4]
dt [3]
dt [2]
dt [1]
dt [0]
RELATIVE
CURRENT
RATIO (%)
IOLC = 40 mA
(mA)
0
0
0
0
0
0
0
0
0.0
0.0
0
0
0
0
0
0
0
1
0.4
0.16
.
.
.
.
.
.
1
1
1
1
1
1
1
0
99.6
39.84
1
1
1
1
1
1
1
1
100
40.00
(xx04xxxxxxxxxxxxxxxxxxxxxxx xh) After ID and CMD, 8 bit data continues 12 output.
color tone correction data
Using this packet, the same color-tone correction data can be written to all the connected devices
simultanoeously or different color tone correction data can be written to each device.
Color tone correction makes correction for color deviation by lighting-ON a little the color of the other LED
simultaneously when wavelength of LED for each RGB is out of alignment from the color required essentially.
The color tone correction function with TLC5930 is configured with color tone correction data packet setting fro
current value corrected per pixel assuming OUT0–OUT2, OUT3–OUT5, OUT6–OUT8 and OUT9–OUT11 as
four pixels, and with color tone correction control packet which controls ON/OFF by OUT0, OUT3, OUT6, OUT9,
and OUT1, OUT4, OUT7, OUT10, and OUT2, OUT5, OUT8, and OUT11 assuming that same color is assigned
for OUT0, OUT3, OUT6, OUT9 and OUT1, OUT4, OUT7, OUT10 and OUT2, OUT5, OUT8, and OUT11
respectively.
The current value for color tone correction set by this packet is set per pixel for OUT0–OUT2, OUT3–OUT5,
OUT6–OUT8, and OUT9–OUT11. In other words, the current value for color tone correction is same in
OUT0–OUT2, OUT3–OUT5, OUT6–OUT8, and OUT9–OUT11.
16
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
The color tone correction register latch is configured with a 4 pixel × 8 bit, and the current value for color tone
correction by pixel can be adjusted between 50% and 0% when output current is set to 100% by adjusting
external resistor and brightness adjustment data. The color tone correction is divided into the coarse adjustment
with 2 bit / 4 steps and the fine adjustment with 6 bit / 64 steps. The current value for the coarse adjustment can
be set to 6.25%, 12.5%, 25% or 50% when current is set to 100% by adjusting external resistor and brightness
adjustment data. The current value for the fine adjustment can be adjusted in 64 steps as 1 step of 1.6% of
current ratio between 100% and 0% when current set at the coarse adjustment is 100%. By using this function,
color tone deviation for RGB can be individually corrected.
This packet sets the current value for color tone correction only, thus setting color tone correction control packet
to ON/OFF is required for effective color tone correction.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 5. Packet Configuration (48-bit)
DATA
ID
(bin)
CMD
(bin)
xxxxxxxx
00001000
PIXEL1
(OUT0, OUT1, OUT2)
PIXEL2
(OUT3, OUT4, OUT5)
PIXEL3
(OUT6, OUT7, OUT8)
PIXEL4
(OUT9, OUT10, OUT11)
8 bit
8 bit
8 bit
8 bit
Pixel n
MSB
LSB
COARSE ADJ
(2 bit)
dt [7]
dt [6]
FINE ADJUSTMENT (6 bit)
CURRENT VALUE SET BY COARSE TO 0%
dt [5]
dt [4]
dt [3]
dt [2]
dt [1]
dt [0]
RELATIVE
CURRENT
RATIO (%)
IOLC = 40 mA
COARSE
ADJUSTMENT
(3h) (mA)
1
1
0
0
0
0
0
0
0.0
0.0
1
1
0
0
0
0
0
1
1.6
0.3
.
.
.
.
.
.
.
.
.
.
.
.
1
1
1
1
1
1
1
0
98.4
19.7
1
1
1
1
1
1
1
1
100.0
20.0
CURRENT VALUE AFTER PLANE BRIGHTNESS
ADJUSTMENT (%)
0
0
6.25%
1
1
12.5%
1
0
25.0%
1
1
50.0%
(xx08xxxxxxxxh) After ID and CMD 8 bit data continues 4 set.
www.ti.com
17
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
plane brightness adjustment data
Using this packet, the same brightness adjustment data and frequency division data can be written to all
connected devices simultaneously, or different brightness adjustment data and frequency division data can be
written to each device.
The brightness adjustment data latch is configured with 1 x 16 bit, and the current value on each constant output
current can be adjusted in 64 steps as 1 step of 0.94% of current ratio between 100% and 40% when output
current is set to 100% by adjusting external resistor. By using this function, brightness adjustment between
devices can be accomplished by sending required the data from external even though these are mounted on
printed circuit board.
The frequency division ratio register latch is configured with 1 x 4 bit, and the frequency division ratio can be
adjusted in 16 steps between 1:1 and 1:16. This function means that brightness can be adjusted in 16 steps
only by selecting the frequency division ratio, if gray scale clock is set to 16 times the clock (1024x16=16384)
during horizontal scanning time. By using this function, the total panel brightness can be adjusted
simultaneously, and applied to the brightness of day or night.
Table 6. Packet Configuration (32 bit)
DATA
MSB
CMD
(Bin)
ID (Bin)
xxxxxxxx 00010000
LSB
FREQUENCY
DIVISION DATA
RESERVED
MSB
LSB
BRIGHTNESS CONTROL DATA
RESERVED
(xx100xxxh)
FREQUENCY
DIVISION
RATIO
RELATIVE
BRIGHTNESS
RATIO %
()
1:1
1:2
6.3
12.6
.
.
.
.
.
.
1:15
1:16
93.8
100.0
dt [3] dt [2] dt [1] dt [0]
0
0
0
0
0
0
0
1
1
1
0
1
.
.
.
1
1
1
1
RELATIVE CURRENT
RATIO (%)
40.00
40.94
20 (mA)
40 (mA)
8.00
8.18
16.00
16.38
.
.
.
.
.
.
.
.
.
99.06
100.00
19.82
20.00
39.62
40.00
dt [5] dt [4] dt [3] dt [2] dt [1] dt [0]
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
1
.
.
.
1
1
1
1
1
1
UDG–02036
18
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
color tone correction control
Using this packet, the same color tone correction control data can be written to all the connected devices
simultaneously or different color tone correction control data can be written to each device.
The current value set to OUT0–OUT2, OUT3–OUT5, OUT6–OUT8, and OUT9–OUT11 respectively by color
tone correction data packet can be turned on and off per OUT0, OUT3, OUT6, OUT9 and OUT1, OUT4, OUT7,
OUT10 and OUT2, OUT5, OUT8, OUT11 by this color tone correction control packet.
The color tone correction control register latch is configured with 1 × 3 bit, and can be selected from the following
status.
1. To correct the LED color connected to OUT0, OUT3, OUT6, OUT9 (ROUT0, ROUT1, ROUT2, ROUT3)
using small lighting-ON of LED connected to OUT1, OUT4, OUT7, OUT10 (GOUT0, GOUT1, GOUT2,
GOUT3).
2. To correct the LED color connected to OUT0, OUT3, OUT6, OUT9 (ROUT0, ROUT1, ROUT2, ROUT3)
using small lighting-ON of LED connected to OUT2, OUT5, OUT8, OUT11 (BOUT0, BOUT1, BOUT2,
BOUT3).
3. To correct the LED color connected to OUT1, OUT4, OUT7, OUT10 (GOUT0, GOUT1, GOUT2, GOUT3)
using small lighting-ON of LED connected to OUT0, OUT3, OUT6, OUT9 (ROUT0, ROUT1, ROUT2,
ROUT3).
4. To correct the LED color connected to OUT1, OUT4, OUT7, OUT10 (GOUT0, GOUT1, GOUT2, GOUT3)
using small lighting–ON of LED connected to OUT2, OUT5, OUT8, OUT11 (BOUT0, BOUT1, BOUT2,
BOUT3).
5. To correct the LED color connected to OUT2, OUT5, OUT8, OUT11 (BOUT0, BOUT1, BOUT2, BOUT3)
using small lighting-ON of LED connected to OUT0, OUT3, OUT6, OUT9 (ROUT0, ROUT1, ROUT2,
ROUT3).
6. To correct the LED color connected to OUT2, OUT5, OUT8, OUT11 (BOUT0, BOUT1, BOUT2, BOUT3)
using small lighting-ON of LED connected to OUT1, OUT4, OUT7, OUT10 GOUT0, GOUT1, GOUT2,
GOUT3).
7. Does not perform color tone correction.
The constant-current output selected by this packet is lighted-ON with the current value set by the color tone
data packet as many as gray-scale data set to constant-current output for target corrected in addition to gray
scale data and current value set by itself. The current value in this status for lighing-ON equals the sum of the
original display and the color tone correction value.
www.ti.com
19
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
Table 7. Packet Configuration (24 bit)
ID (Bin)
CMD (Bin)
xxxxxxxx
00100000
DATA
MSB
LSB
RESERVED
CCEN2
CCEN1
CCEN0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
CONSTANT CURRENT OUTPUT
FOR COLOR TONE CORRECTION
TURN ON
TARGETED
COLOR TONE CORRECTION OFF
OUT1 (GOUT0)
OUT0 (ROUT0)
OUT4 (GOUT1)
OUT3 (ROUT1)
OUT7 (GOUT2)
OUT6 (ROUT2)
OUT10 (GOUT3)
OUT9 (ROUT3)
OUT2 (BOUT0)
OUT0 (ROUT0)
OUT5 (BOUT1)
OUT3 (ROUT1)
OUT8 (BOUT2)
OUT6 (ROUT2)
OUT11 (BOUT3)
OUT9 (ROUT3)
OUT0 (ROUT0)
OUT1 (GOUT0)
OUT3 (ROUT1)
OUT4 (GOUT1)
OUT6 (ROUT2)
OUT7 (GOUT2)
OUT9 (ROUT3)
OUT10 (GOUT3)
OUT2 (BOUT0)
OUT1 (GOUT0)
OUT5 (BOUT1)
OUT4 (GOUT1)
OUT8 (BOUT2)
OUT7 (GOUT2)
OUT11 (BOUT3)
OUT10 (GOUT3)
OUT0 (ROUT0)
OUT2 (BOUT0)
OUT3 (ROUT1)
OUT5 (BOUT1)
OUT6 (ROUT2)
OUT8 (BOUT2)
OUT9 (ROUT3)
OUT11 (BOUT3)
OUT1 (GOUT0)
OUT2 (BOUT0)
OUT4 (GOUT1)
OUT5 (BOUT1)
OUT7 (GOUT2)
OUT8 (BOUT2)
OUT10 (GOUT3)
OUT11 (BOUT3)
COLOR TONE CORRECTION OFF
UDG–02035
Only one combination is allowed to turn the color tone correction on or off in 1 HSYNC cycle. In other words,
when multiple combinations of correction is required, repeated color tone correction with required number of
gray scale display at one time is necessary. The following is example when all combinations for color tone
correction are needed. Since the current value of the constant-current output for basic display is determined
by the brightness adjustment data plus the dot correction data, the current value for color tone correction is
determined per pixel by the color tone correction data packet based on the current value excluding the dot
correction data after brightness adjustment, although it is different by the constant-current output depending
on dot correction data. Accordingly, the current value for color tone correction is shown as follows.
OUT0 (ROUT0) = OUT1 (GOUT0) = OUT2 (BOUT0), OUT3 (ROUT1) = OUT4 (GOUT1) = OUT5 (BOUT1)
OUT6 (ROUT2) = OUT7 (GOUT2) = OUT8 (BOUT2), OUT9 (ROUT3) = OUT10 (GOUT3) = OUT11 (BOUT3)
20
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
The following example shows all the combinations of color tone correction control with 8 gray scale.
Figure 7. Color Tone Correction Control Combinations With 8–Bit Gray Scale
The timing of lighting-ON for the basic display to be turned on is delayed by tD(OUTn +1–OUTn ) until OUT1–OUT11.
The lighting-ON for color tone correction is turned on based on ON/OFF timing of output for color tone corrected.
www.ti.com
21
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
operation mode setting
Using this packet, the same operation mode can be set to all the connected devices simultanoeously or different
operation modes can be set to each device.
Table 8. Packet Configuration (32-bit)
ID (Bin)
xxxxxxxx
UDG–02037
22
CMD (Bin)
01000000
DATA
MSB
RESERVED
LSB
D
S
G
S
L
L
K
D
E
N
D
C
E
N
R
E
S
E
R
V
E
D
B
C
E
N
F
O
R
C
E
O
F
F
F
O
R
C
E
OVM
DETECTION
VOLTAGE
SETTING
O
N
0
0
0
0
0.3 V
0
0
0
1
0.1 V
0
0
1
0
0.2 V
0
0
1
1
0.3 V
0
1
0
0
0.4 V
0
1
0
1
0.5 V
0
1
1
0
0.6 V
0
1
1
1
0.7 V
1
0
0
0
0.8 V
1
0
0
1
0.9 V
1
0
1
0
1.0 V
1
0
1
1
1.1 V
1
1
0
0
1.2 V
1
1
0
1
1/2 VCC
1
1
1
0
2/3 VCC
1
1
1
1
NO UPDATE
0
0
NORMAL OPERATION
0
1
FORCE ALL OUTPUT ON
1
0
FORCE ALL OUTPUT OFF
1
1
INHIBIT
0
SET BRIGHTNESS ADJUSTMENT TO 111111 (100%)
1
COMPLY WITH VALUE SET BY LATCH
0
SET DOT CORRECTION TO 11111111 (100%)
1
COMPLY WITH VALUE SET BY LATCH
0
LKD FUNCTION OFF
1
LKD FUNCTION ON
0
USE INPUT CLOCK TO GCLK AS GRAY SCALE
1
USE INTERNAL CLOCK WITH INPUT CLOCK TO DTIN/STIN
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
This packet allows DSG function, LKD function, dot correction function, brightness adjustment function, flag
setting for enable/disable to turn all the output on/off, and data setting for detection voltage set in the OVM
function.
DSG function (dual source gray scale clock)
The DSG function selects gray-scale clock from the input clock to GCLK terminal or internally-generated clock
using input to the DTIN/STIN terminals. By using the DSGSL flag in this packet, the signal used for the gray scale
clock is switched as below from next HSYNC packet. By using this function, the number of signal lines for gray
scale clock can be reduced, and display can be continued if DATA/STROBE lines are alive, even though the
gray scale clock has stopped due to any failures such as disconnection when using GCLK terminal.
The GEF/HEF function informs of any failures that may occur on the gray scale clock.
DSGSL=0: input clock to GCLK terminal (maximum operating frequency: 20 MHz)
DSGSL=1: internally generated clock using data input to DTIN/STIN terminals (maximum operating
frequency: 10 MHz)
LKD function
The LKD function supplies a constant-current of approximately 0.6 µA to the output terminal. When the power
supply voltage for the LED is 0 V (GND), writing a 1 to the LKDEN flag allows current flow through LED
subtracted leakage current of the device output transistor (below 0.1 µA) from 0.6 µA, and at this time the voltage
on output terminal decreases if the reverse leakage current occurs on LED. In this function, since maximum
applied voltage is 2.7 V, occurrence of reverse leakage current across LED can be found by reading the OVM
detection result through OVM information reading packet by setting the OVM detection voltage to 2/3 VCC. This
function should be used in combination with the FORCE OFF function to turn off all the constant-current outputs
off. The example for this function is shown in Table 9 below.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 9. LKD Function Sequence Example
1
2
Set LED power supply to 0 V (GND)
Set operation mode setting packet to force ON=0, force
OFF = 1 and LKDEN = 1
3
4
5
Wait at least 1 µs
Read OVM result through OVM information reading packet
Set operation mode setting paclet to force ON = 0, force
OFF = 0 and LKDEN = 0
Set OVM detection voltage and force all outputs OFF and
LKD functions ON
Demand detection result
LKD function OFF and return to normal operation
DCEN/BCEN
By writing 0 to the flag, the corresponding data (plane brightness data or dot correction data) is set to 100%
default value. By writing 1 to the flag, corresponding data is complied with the value set by data setting packet.
When both DCEN and BCEN are 0, the current value will be 100% of the value set by RIREF.
The function by flag setting becomes effective from next HSYNC packet after this packet, and in addition, when
both BCEN and DCEN flags are 1, the value set by respective data setting packets does not become effective
unless BCL and DCL flags in HSYNC packet are set to 1.
Setting both BCEN and DCEN flags to 0, doesn’t affect the latch flags in the HSYNC packet. This function writes
the default 1 to internal latch and the shift register is not updated. Therefore, unless the value for shift register
is updated in respective data setting packet, when plane brightness and dot correction functions are used next,
the previous status can be returned by latching the value of shift register into internal latch by setting BCL/DCL
flag in HSYNC packet after setting this packet.
www.ti.com
23
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
all output force off
By writing 0 to force-ON flag and 1 to force-OFF flag in this packet, all the outputs can be turned off
simultaneaously. Also, in this mode, by writing 0 to force-ON flag and 0 to force-OFF flag, it returns to the normal
operation.
all output force on
By writing 1 to force-ON flag and 0 to force-OFF flag in this packet, all the output are turned on independent
of the gray scale data from next HSYNC packet after this packet. At this time, the current value depends on the
plane brightness adjustment data and dot correction data. However, when both DCEN and BCEN are 0, it is
100% of the current value set by RIREF. Also, in this mode, by writing 0 to force-ON flag and 0 to force-OFF flag,
it returns to the normal operation after sending the HSYNC packet.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 10. All Outputs Forced ON Sequence Example
1
2
3
4
5
Plane brightness, dot corection data setting packet
Operation mode setting packet: force ON = 1 and force OFF = 0
HSYNC synchronization packet
Operation mode setting packet: force ON = 0 and force OFF = 0
HSYNC synchronization packet
Set desired value for output current.
Demand all output force ON.
Al outputs force ON.
Demand return to normal operation
Return to normal operation
Figure 8 shows the operation concept for this mode. All the constant-current outputs are turned on with the
current value set independent of the gray-scale data by HSYNC packet after writing 1 to force-ON flag and 0
to force-OFF flag in operation mode setting packet (these are not turned on if the dot correction value is 0). It
remains in that state independent of gray scale clock until all output force off mode in the packet is sent or
HSYNC packet is sent after writing 0 to force-ON flag and 0 to force-OFF flag in the packet.
24
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
ALL OUTPUT FORCE ON OPERATION
OPERATION
MODE SETTING
PACKET
FORCE ON = 1
FORCE OFF = 0
HSYNC
PACKET
OTHER
PACKET
HSYNC
PACKET
GRAY
SCALE
CLOCK
OTHER
PACKET
OPERATION
MODE SETTING
PACKET
FORCE ON = 0
FORCE OFF = 0
HSYNC
PACKET
OTHER
PACKET
DON’T CARE
CONSTANT
CURRENT
OUTPUT
NORMAL
LIGHT ON
FORCE ON
NORMAL
LIGHT ON
IF DIFFERENT CURRENT VALUE IS SET
RELATION TO ALL OUTPUT FORCE OFF
OPERATION
MODE SETTING
PACKET
FORCE ON = 1
FORCE OFF = 0
HSYNC
PACKET
OTHER
PACKET
GRAY
SCALE
CLOCK
CONSTANT
CURRENT
OUTPUT
OPERATION
MODE SETTING
PACKET
FORCE ON = 0
FORCE OFF = 1
OTHER
PACKET
A
OPERATION
MODE SETTING
PACKET
FORCE ON = 0
FORCE OFF = 0
OTHER
PACKET
A
HSYNC
PACKET
DON’T CARE
LIGHT OFF BY RELEASE OF ALL OUTPUT
FORCE ON (LATCHED BY HSYNC)
NORMAL
LIGHT ON
FORCE ON
LIGHT ON BY ALL
OUTPUT FORCE OFF
FORCE ON
RE–LIGHT ON BY RELEASE OF
ALL OUTPUT FORCE OFF
UDG–0203
Figure 8. All Output Force ON Operation
Note that, in relation to all output force off shown in Figure 8, when the HSYNC packet is between the other
packet and operation mode setting packet with force-ON = 0 / force-OFF = 0, no re-light-ON happens by release
of all the output force-OFF.
OVM function
The OVM function is to compare the voltage across the constant-current output terminals (OUT0 to OUT11) with
the detection voltage set by this packet, and to output 0 as a comparison result if voltage across terminal is higher
than detection voltage and 1 if lower. The TLC5930 has one comparator per output as shown in Figure 9.
The comparison result input ORed with all the output appears in OVMFA of failure monitor information reading,
and result per output appears in OVM information reading data OVMF[0:11]. By using this function, where LED
disconnection (the voltage across output falls below 0.3 V) or LED short (the voltage across output goes
extremely high) has occurred can be detected. Also, the voltage across the constant-current output terminals
can be known when it is being turned on by changing the setting value of detection voltage, and heat-up from
the device can be minimized by controlling the voltage applied to the anode of the LED to minimize the voltage
across constant-current output (approximately 0.4 V at IO = 40 mA) based on the resulting voltage.
www.ti.com
25
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
OUT0
+
INTERNAL OUT0
LIGHT ON SIGNAL
OVMFA
INTERNAL OUT1
LIGHT ON SIGNAL
+
OVMF[0]
OUT1
.
.
.
.
.
.
.
.
.
.
.
.
OVMF[1]
.
.
.
OUT10
+
INTERNAL OUT10
LIGHT ON SIGNAL
OVMF[10]
INTERNAL OUT11
LIGHT ON SIGNAL
OVMF[11]
+
OUT11
+
COMPARISON
VOLTAGE
UDG–02039
Figure 9. OVM Function
The comparator works so that if a flag is set when read in its operation, voltage across the constant-current
output terminals is lower than the comparison voltage. However, the constant-current output is needed to be
turned on approximately 1 µs continuously until the comparator starts working. For this reason, the following
sequence is recommended to ensure the proper result.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 11. OVM Function Sequence Example
26
1
2
Gray-scale data, dot correction data setting packet
Operation mode setting packet: force ON = 1 and force
OFF = 0
Set the desired value for output current.
Set OVM detection voltage and demand all output force ON.
3
4
5
HSYNC synchronization packet
Wait at least 1 µs
OVM information reading packet or failure monitor information
reading packet
Al outputs force ON.
6
Operation mode setting packet; force ON = 0 and force
OFF = 0
Demand return to normal operation.
7
HSYNC synchronization packet
Return to normal operation
www.ti.com
Read OVM comparison result.
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
OVM information read
Using this packet, the comparison results between OVM detection voltage set by operation mode setting packet
and the each voltage across constant-current output terminal can be read by the individual constant-current
output terminals.
For individual IDs, each flag is information for each constant-current output for each specified device ID.
However for common ID devices, the ORed information for constant-current output terminals of devices is
connected in series. Data sent from the controller should be 0 as a dummy data except for ID and CMD. If the
flag is 1, it is passed through.
Table 12. Packet Configuration (32-bit)
ID (Bin)
DATA
CMD (Bin)
LSB
MSB
xxxxxxxx
01010000
RESERVED
OVMF OVMF OVMF OVMF OVMF OVMF OVMF OVMF OVMF OVMF OVMF OVMF
[11]
[10]
[9]
[8]
[7]
[6]
[5]
[4]
[3]
[2]
[1]
[0]
OUT11 RESULT
OUT10 RESULT
OUT9 RESULT
OUT8 RESULT
OUT7 RESULT
OUT6 RESULT
OUT5 RESULT
OUT4 RESULT
OUT3 RESULT
OUT2 RESULT
OUT1 RESULT
OUT0 RESULT
(xx500000h. PACKET SENT FROM CONTROLLER)
UDG–02040
www.ti.com
27
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
failure monitor information read
Using this packet, information is ORed when all outputs for OVM detection results, error flags for HEF, GEF,
TEF, and AWC flag can be read out. For individual IDs, each flag is information for each device, and for common
IDs, the information is ORed for devices connected in series. Although defective devices cannot be detected,
problems can be detected only by sending this packet periodically. Data other than AWC sent from controller
should be 0 as a dummy except ID and CMD. When the failure monitor information is 0, the input data (except
AWC) passes through. OVMFA and TEF are sent when this packet is sent. However, HEF and GEF are sent
when the HSYNC packet before this packet has been sent.
Table 13. Packet Configuration (24-bit)
ID (Bin)
CMD (Bin)
xxxxxxxx
01100000
DATA
MSB
LSB
RESERVED
OVMFA
(xx6000h.PACKET SENT FROM CONTROLLER)
HEF
GEF
TEF
AWC
UDG–02041
The default value for all the information is 1, so, note that 1 may be read out until normal lighting-ON starts after
the reset packet is sent.
OVMFA
The information ORed with detection results for all constant-current output in OVM function appears in this flag.
Although defective constant-current output cannot be identified by reading this flag, the OVM function detects
output errors.
HEF function (HSYNC Error Flag)
This function is to set 0 to HEF flag if the input number of gray-scale clock per 1 HSYNC cycle is more than 1024,
and 1 if less than 1025, at the time when the next HSYNC packet is sent. For example, when, despite the normal
gray-scale clock, the sending period of the HSYNC packet is shortened for any reason and the number of
gray-scale clock in 1 HSYNC cycle is less than 1025, that is, when the HSYNC packet is entered with the number
of gray-scale clock than 1025, HEF is set to 1. In other words, by using this function, one can know failure in
the HSYNC cycle. This function is assumed to use the TLC5930 for 1024 gray scale, and if use it less than 1025
such as 256 gray scale, this flag should be neglected even though it is always set to 1.
Regarding the number of the gray-scale clock needed for lighting-ON, a gray-scale clock total of 1025,
equivalent to 1024 plus 1, is needed to complete lighting on with 1024 gray-scale clock, since lighting on starts
with second rising edge of gray-scale clock after LSB input of the HSYNC packet.
GEF function (GCLK Error Flag)
This function is to set 0 to GEF flag if the number of gray-scale clock meet the requied number of gray-scale
per 1 HSYNC cycle, and 1 if not, at the time when the next HSYNC packet is sent. For example, when the
gray-scale data for given constant-current output is 100, and the gray-scale clock is entered between 2 and 100
for each HSYNC cycle, the correcponding constant-current output remains in an on–state until the next HSYNC
packet is sent. When the clock is less than 2, the output is not turned on. In this case, if lighting-ON for the number
of gray-scale clock is not done, GEF is set to 1 assumed as failure. In other words, by using this function, one
can know whether the gray scale clock is normally sent or 1 HSYNC cycle meet the lighting-ON time desired.
Notes that this flag is set to 1 independent of the status of the gray-scale clock during one HSYNC cycle after
all outputs are forced on.
28
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
failure monitor information read (continued)
TEF function (thermal error flag)
This function, is used to determine when the junction temperature of the device exceeds its limit. This function
sets 0 to the TEF flag if the junction temperature is less than 160_C, and set it to 1 if the temperature is greater
than 160_C.
AWC function (active wire check)
This function is used to check that the communication between controller and driver is performing normally. The
TLC5930 clocks out the inverted data from written data into bits when this packet is entered. For individual IDs,
the inverted data from the controller output returns to the controller. For common IDs, the same data as the
controller output returns to the controller if the number of devices connected in series is even, but returns to the
inverted data if it is odd.
read information output
For failure monitor information reading (including OVM information reading, failure monitor information flags in
the HSYNC packet), for individual IDs or common IDs, it is set to 1 if an error is indicated. Input data is passed
through if there is no error detected. For AWC, for both individual and common IDs, the inverted data from input
data is clocked out. When the ID is neither common nor matched, the data including AWC is passed through.
Table 16 shows four connected device. Bold bits indicates the reading information output from the device.
Table 14. Read Information Output
DEVICE NUMBER
CONDITION
ID
NO.
IC1 INPUT (CONTROLLER OUTPUT)
DATA BIT 111111111122222222223333
.123456789012345678901234567890123
x000000000110000000000000xxxxxxxxx
IC1 OUTPUT (IC2 INPUT)
IC1: OVM fail
IC2OUTPUT (IC3 INPUT)
IC2: ALL PASS
IC3 OUTPUT (IC4 INPUT)
IC3: HEF, GEF fail
xxxxxxx000000000110000000011101xxx
IC4 OUTPUT (CONTROLLER INPUT)
IC4: ALL PASS
xxxxxxxxx000000000110000000011100x
DEVICE
NUMBER
ID
NO.
DATA BIT 111111111122222222223333
.123456789012345678901234567890123
COMM
ON
ID
NO.
xxx000000000110000000010001xxxxxxx
xxxxx000000000110000000010000xxxxx
DATA BIT 111111111122222222223333
.123456789012345678901234567890123
IC1 INPUT
x000000010110000000000000xxxxxxxxx
x000000100110000000000000xxxxxxxxx
IC1 OUTPUT
xxx000000010110000000010001xxxxxxx
xxx000000100110000000000000xxxxxxx
IC2 OUTPUT
1
xxxxx000000010110000000010001xxxxx
2
IC3 OUTPUT
xxxxxxx000000010110000000010001xxx
xxxxx000000100110000000000001xxxxx
xxxxxxx000000100110000000000001xxx
IC4 OUTPUT
xxxxxxxxx000000010110000000010001x
xxxxxxxxx000000100110000000000001x
DEVICE
NUMBER
ID
NO.
IC1 INPUT
ID
NO.
x000000110110000000000000xxxxxxxxx
IC1 OUTPUT
IC2 OUTPUT
DATA BIT 111111111122222222223333
.123456789012345678901234567890123
x000001000110000000000000xxxxxxxxx
xxx000000110110000000000000xxxxxxx
3
xxxxx000000110110000000000000xxxxx
DATA BIT 111111111122222222223333
.123456789012345678901234567890123
xxx000001000110000000000000xxxxxxx
4
xxxxx000001000110000000000000xxxxx
IC3 OUTPUT
xxxxxxx000000110110000000001101xxx
xxxxxxx000001000110000000000000xxx
IC4 OUTPUT
xxxxxxxxx000000110110000000001101x
xxxxxxxxx000001000110000000000001x
www.ti.com
29
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
automatic ID setting
The device that receives this packet stops DTOUT and STOUT for 8 bits (ID portion in below packet
configuration) after CMD, and recognizes the 8 bits as its own ID. Next, 8 bits data with recognized ID plus 1
bit is clocked out, and dummy data sent is passed through until 03h data is entered. When the device receives
03h data, it recognizes the ID setting completion and is ready to receive the next command. During reception
of the next 8 bits each device receives, DATA/STROBE output is inhibited, so the controller must send dummy
data (0) with bit counts of at least minimum device number times 8 bit after ID/CMD/DATA(ID) until this packet
operation is completed including DTOUT/STOUT output.
Table 15. Packet Configuration (32-bit + 8-bit
ID (Bin)
CMD (Bin)
00000000
01110000
(IC–1))
DATA (BIN)
ID
DUMMY
END
xxxxxxxx
00000000 × IC NUMBER
00000011
(0070xxh + 00h × IC NUMBER + 03h)
UDG–02043
The following is a sequence example for automatic ID setting (in the case of one device and four devices). In
this example, IC1 input indicates output from the controller, while the last device output indicates the input for
the controller. Since the blank portion in the example does not recognize the input in DS-LINK, input to controller
is continuous ID/CMD/DATA(DATA=number of devices + 1). There are two different methods to send
DATA(END) 03h;
D Calculate and send the number of dummy data as the number of devices times 8 bits.
D Stop the dummy data output synchronizing with receiving the ID/CMD/DATA(DATA=number of devices +
1) at the controller input and send DATA 03h.
The latter case is useful when the number of connected devices is unknown (for automatic recognition). The
number of devices connected that can be known from that DATA(ID) received by the controller shows the
number of devices plus 1. In any case, dummy data should be an 8-bit base.
Table 16. One IC (No Dummy Data)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
IC NUMBER
DATA BIT
IC1 INPUT
IC1 OUTPUT
..............1111111111222222222233333333334444
.....1234567890123456789012345678901234567890123.....
xxxxx0000000001110000000000010000001100000011xxxxx
xxxxxxx0000000001110000........0000001000000011xxx
Table 17. Four ICs (24-bit Dummy Data)
IC NUMBER
DATA BIT ..............11111111112222222222333333333344444444445555555555666666666677
.....12345678901234567890123456789012345678901234567890123456789012345678901..
IC1 INPUT
IC1 OUTPUT (IC2 INPUT)
IC2 OUTPUT (IC3 INPUT)
IC3 OUTPUT (IC4 INPUT)
IC4 OUTPUT
30
xxxxx0000000001110000000000010000000000000000000000000000000000000011xxxxxxxxx
xxxxxxx0000000001110000........0000001000000000000000000000000000000011xxxxxxx
xxxxxxxxx00000000011100........00........00000011000000000000000000000011xxxxx
xxxxxxxxxxx000000000111........00........00........000001000000000000000011xxx
xxxxxxxxxxxxx0000000001........11........00........00........0000010100000011x
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
HSYNC synchronization
The constant-current output is turned on, synchronizing with this packet. In addition, for common IDs, the failure
monitor information flag is read out through the 5 LSB of DATA within the packet (see failure monitor information
read section), and data written in the internal register within gray scale data setting packet, plane brightness
adjustment data setting packet, dot correction data setting packet, color tone correction setting packet, and color
tone correction control setting packet are latched, depending on the status of the register latch flag of 5 MSB
of DATA. Since each flag in the register latch flag is independent, writing a 1 allows the respective packet data
to be latched. Writing a 0 to the flag allows no latch. By using this function, gray scale data, plane brightness
adjustemnt data , dot correction data, color–tone correction, and correction control setting packets can be sent
asynchronously with the HSYNC cycle.
Note that no lighting-ON occurs when the gray-scale clock is entered before this HSYNC packet of normal
lighting-ON operation (including use of internally generated clock) during the first normal lighting-ON operation
(PWM operation) after power up. Normal operation occurs after the second operation.
Table 18. Packet Configuration (32-bit)
ID (Bin)
CMD (Bin)
00000000
10000000
REGISTER LATCH FLAG
DATA
FAILURE MONITOR FLAG
MSB
GSL
LSB
BCL
DCL
CCL
CSL
RESERVED
OVMFA
HEF
GEF
TEF
AWC
REFER FAILURE MONITOR READ
LATCH COLOR TONE
CORRECTION CONTROL DATA
1
1
LATCH COLOR TONE CORRECTION DATA
1
LATCH DOT CORRECTION DATA
1
LATCH PLANE BRIGHTNESS ADJUSTMENT DATA
1
0
LATCH GRAY SCALE DATA
0
0
0
0
NO LATCH
(0080xxh.PACKET SENT FORM CONTROLLER)
UDG–02044
Table 21 shows the relationship between failure monitor information reading packet, HSYNC packet, and other
various error flags.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 19. Error Flag Relationships
TIME
FAILURE
PACKET
HSYNC
PACKET
OVMFA
1
HEF
0
0
1
1
1
FAIL
GEF
TEF
OCCUR
FAILURE
PACKET
HSYNC
PACKET
1
0
1
1
1
0
0
0
FAIL
RELEASE
HSYNC
PACKET
FAILURE
PACKET
1
0
0
1
0
0
0
0
0
0
HSYNC
PACKET
FAILURE
PACKET
0
1
0
1
1
1
1
1
www.ti.com
FAIL
OCCUR
FAIL
RELEASE
31
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
calculating constant-current output
The current value of constant-current output can be calculated using the following expression.
ǒ
I OLC (n) + 42 I DC (n) ) I CC (n)
Ǔ
(2)
Where IDC is main current (except color tone correction), ICC is color tone correction current. Both currents are
referenced with reference current, I(IREF), and I(DC) is established by dot correction data and gray scale data.
ICC from color tone correction data and color tone correction control data. n is output terminal number, 0 to 11.
reference current
The reference current IIREF can be calculated with external resistor, RIREF, voltage reference, VIREF, and plane
brightness data, rBC, using the following expression.
I IREF + 4
ǒ
Ǔ
VȀ IREF
R IREF
ȱ
ȧ
Ȳ
VȀ IREF + 0.4 )
ǒ
0.6 ǒr BC ) 1Ǔ
64
Ǔȳȴȧ
(3)
V IREF
(4)
main current
The main current, IDC, can be calculated with dot correction data, rDC, logic signal, SMAIN, established by gray
scale data, and reference current, IIREF, using the following expression.
I DC (n) +
ǒrDC (n)Ǔ
256
S MAIN (n)
I IREF
(5)
Where SMAIN, is set to following value depending on gray scale data, rGC.
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁ
SMAIN ((n ) =
1: rGC (n ) > 0
0: rGC (n ) = 0
32
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
color tone correction current
The color tone correction current, ICC, can be calculated with I′CC established by color tone correction data, and
logic signal, SCC, for color tone correction current switch established by the combination of color tone correction
control data with logic signal for main current switch, using the following expression.
I′CC is expressed depending on color tone correction data rCC1 through rCC4 as follows.
IȀ CC(0) + IȀ CC(1) + IȀ CC(2) +
IȀ CC(3) + IȀ CC(4) + IȀ CC(5) +
IȀ CC(6) + IȀ CC(7) + IȀ CC(8) +
1
ǒ
r CC1[5:0]
Ǔ
64
2 4 * r CC1[7:6]
1
ǒ
(6)
r CC2[5:0]
Ǔ
64
2 4 * r CC2[7:6]
1
ǒ
r CC3[5:0]
Ǔ
ǒ
1
I IREF
(7)
64
2 4 * r CC3[7:6]
IȀ CC(9) + IȀ CC(10) + IȀ CC(11) +
I IREF
I IREF
(8)
Ǔ
2 4 * r CC4[7:6]
r CC4[5:0]
64
I IREF
(9)
SCC is set up by color tone correction control switch, SCCEN, established by color tone correction control data
rCCEN and SMAIN. SCCEN is expressed as follows:
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
{ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
SCCEN1 =
SCCEN2 =
SCCEN3 =
SCCEN4 =
SCCEN5 =
SCCEN6 =
1: rCCEN =0 0 1 (bin)
0: except the above
1: rCCEN =0 1 0 (bin)
0: except the above
1: rCCEN =0 1 1 (bin)
0: except the above
1: rCCEN =1 0 0 (bin)
0: except the above
1: rCCEN =1 0 1 (bin)
0: except the above
1: rCCEN =1 1 0 (bin)
0: except the above
www.ti.com
33
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
{
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Á{ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
SCC[0] =
SCC[1] =
SCC[2] =
SCC[3] =
SCC[4] =
SCC[5] =
SCC[6] =
SCC[7] =
SCC[8] =
SCC[9] =
SCC[10] =
SCC[11] =
34
1: (SCCEN3 and SMAIN[1] ) or (SCCEN5 and SMAIN[2] ) = TRUE
0: except the above
1: (SCCEN1 and SMAIN[0] ) or (SCCEN6 and SMAIN[2] ) = TRUE
0: except the above
1: (SCCEN2 and SMAIN[0] ) or (SCCEN4 and SMAIN[1] ) = TRUE
0: except the above
1: (SCCEN3 and SMAIN[4] ) or (SCCEN5 and SMAIN[5] ) = TRUE
0: except the above
1: (SCCEN1 and SMAIN[3] ) or (SCCEN6 and SMAIN[5] ) = TRUE
0: except the above
1: (SCCEN2 and SMAIN[3] ) or (SCCEN4 and SMAIN[4] ) = TRUE
0: except the above
1: (SCCEN3 and SMAIN[7] ) or (SCCEN5 and SMAIN[8] ) = TRUE
0: except the above
1: (SCCEN1 and SMAIN[6] ) or (SCCEN6 and SMAIN[8] ) = TRUE
0: except the above
1: (SCCEN2 and SMAIN[6] ) or (SCCEN4 and SMAIN[7] ) = TRUE
0: except the above
1: (SCCEN3 and SMAIN[10] ) or (SCCEN5 and SMAIN[11] ) = TRUE
0: except the above
1: (SCCEN1 and SMAIN[9] ) or (SCCEN6 and SMAIN[11] ) = TRUE
0: except the above
1: (SCCEN2 and SMAIN[9] ) or (SCCEN4 and SMAIN[10] ) = TRUE
0: except the above
www.ti.com
SLLS528 – MARCH 2002
PRINCIPLES OF OPERATION
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Table 20. Register Term Summary
DATA
FUNCTION
rBC
Plane brightness adjustment data set by plane brightness adjustment data setting packet
rDC
Dot correction data set by dot correction data setting packet
rGC
rCC1
Gray scale data set by gray scale data setting packet
rCC2
Color tone correction data for pixel 2 set by color tone correction data setting packet
rCC3
Color tone correction data for pixel 3 set by color tone correction data setting packet
rCC4
Color tone correction data for pixel 4 set by color tone correction data setting packet
rCCEN
Color tone correction data for pixel 1 set by color tone correction data setting packet
Color tone correction control flag set by color tone correction control setting packet
www.ti.com
35
(when external gray scale clock is used)
Input data
0
GSL
BCL
DCL
CCL
CSL
1
1
1
1
1
HSYNC PACKET
0
0
0
0
0
0
OVMFA
HEF
GEF
0
0
0
Next packet
TEF AWC
0
0
0
0
0
0
1
0
0
0
1
1/tDATA
tEDGE
STIN
Output data
0
0
0
GSL
BCL
DCL
CCL
CSL
1
1
1
1
1
Hsync packet
0
0
0
0
0
OVMFA
0
0
HEF
GEF
0
0
TEF AWC Next packet
0
1
0
0
0
0
1
0
0
DTOUT
By AWC function, inverted data from
input is clocked out
tD(D/SIN–D/SOUT)
STOUT
1/fGCLK
tWL(GCLK)
tSU(HSYNC–GCLK)
GCLK
2nd rising edge
tD(D/SIN–OUT0)
ÖÖÖÖÖÖÖÖÖ
Ö ÖÖ ÖÖ
Ö ÖÖ ÖÖ
Ö ÖÖ ÖÖ
Ö ÖÖ ÖÖ
Ö ÖÖ ÖÖ
Ö ÖÖ ÖÖ
Ö
Ö
Ö
Ö
Ö
Ö
Ö
Ö
Ö
Ö
www.ti.com
Figure 10. Timing Diagrams (External Gray-Scale CLock)
DTIN
Driver OFF
OUT0
tD(OUTn+1–OUTn)
Driver ON
When in all output force on or number of gray scale clock is less than data count
tWH(GCLK)
(OUT0:G/S data9)
tD(GCLK–OUT0)
Driver OFF
tD(OUTn+1–OUTn)
Driver OFF
OUT1
OUT11
tD(GCLK–OUT0)
Driver ON
Driver OFF
Driver ON
SLLS528 – MARCH 2002
36
T iming chart 1
T iming chart 2
(when internal gray scale clock is used)
Input data
0
GSL
BCL
DCL
CCL
CSL
1
1
1
1
1
HSYNC packet
0
0
0
0
0
0
OVMFA
HEF
GEF
0
0
0
TEF AWC Next packet
0
0
1
0
0
0
1
0
0
0
1
0
0
0
0
tEDGE
1/tDATA
STIN
Output data
0
0
0
GSL
BCL
DCL
CCL
CSL
1
1
1
1
1
HSYNC packet
0
0
0
0
0
0
OVMFA
HEF
GEF
0
0
0
TEF AWC
0
0
Next packet
0
0
0
0
1
0
0
0
1
0
0
DTOUT
By AWC function, inverted data from input is clocked out
tD(D/SIN–D/SOUT)
STOUT
tD(D/SIN–OUT0)
4th edge from edge of D/SIN HSYNC packet LSB
tD(D/SIN–OUT0)
tD(D/SIN–OUT0)
OUT0
When in all output force on or number of gray-scale closk is less than data count
(OUT0:G/S data3)
Driver OFF
tD(OUTn+1–OUTn)
Driver OFF
OUT1
OUT11
Driver ON
Driver OFF
tD(OUTn+1–OUTn)
Driver ON
Driver OFF
Driver ON
37
SLLS528 – MARCH 2002
ÖÖÖÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖÖÖ
ÖÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
ÖÖ
www.ti.com
Figure 11. Timing Diagrams (Internal Gray-Scale Clock)
DTIN
MHTS001D – JANUARY 1995 – REVISED MAY 1999
PWP (R-PDSO-G**)
PowerPAD PLASTIC SMALL-OUTLINE
20 PINS SHOWN
0,30
0,19
0,65
20
0,10 M
11
Thermal Pad
(See Note D)
4,50
4,30
0,15 NOM
6,60
6,20
Gage Plane
1
10
0,25
0°–ā8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
14
16
20
24
28
A MAX
5,10
5,10
6,60
7,90
9,80
A MIN
4,90
4,90
6,40
7,70
9,60
DIM
4073225/F 10/98
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusions.
The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153
PowerPAD is a trademark of Texas Instruments Incorporated.
38
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
Copyright 2002, Texas Instruments Incorporated