SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 FEATURES 1 • Available in the Texas Instruments NanoFree™ Packages • Low Static-Power Consumption (ICC = 0.9 µA Max) • Low Dynamic-Power Consumption (Cpd = 4.6 pF Typ at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typ) • Low Noise – Overshoot and Undershoot <10% of VCC • Ioff Supports Partial-Power-Down Mode Operation • Includes Schmitt-Trigger Inputs • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation 2 ln1 • • • • • • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation tpd = 5.5 ns Max at 3.3 V Suitable for Point-to-Point Applications Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114-B, Class II) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) ESD Protection Exceeds ±5000 V With Human-Body Model ln1 ln2 VCC GND ln0 GND ln0 VCC GND ln1 ln2 ln0 ln2 VCC Y Y Y DRY PACKAGE (TOP VIEW) ln1 1 6 ln2 EWVCC GND 2 V5I E 4 ln0 PR3 Y YZP OR YZT PACKAGE (BOTTOM VIEW) ln0 GND ln1 Y VCC ln2 YFP PACKAGE (BOTTOM VIEW) ln0 YW IEVCC GND V ln1RE ln2 P See mechanical drawings for dimensions. DESCRIPTION/ORDERING INFORMATION The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity, which produces very low undershoot and overshoot characteristics. The SN74AUP1G58 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and noninverter. All inputs can be connected to VCC or GND. The device functions as an independent gate with Schmitt-trigger inputs, which allow for slow input transition and better switching noise immunity at the input. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments. UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2003–2007, Texas Instruments Incorporated SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 DESCRIPTION/ORDERING INFORMATION This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. ORDERING INFORMATION TA –40°C to 85°C (1) (2) (3) PACKAGE (1) (2) TOP-SIDE MARKING (3) ORDERABLE PART NUMBER NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free) Reel of 3000 SN74AUP1G58YFPR PREVIEW NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free) Reel of 3000 SN74AUP1G58YZPR _ _ _HJ_ NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) Reel of 3000 SN74AUP1G58YZTR _ _ _HJ_ SON – DRY Reel of 5000 SN74AUP1G58DRYR PREVIEW SOT (SOT-23) – DBV Reel of 3000 SN74AUP1G58DBVR H58_ SOT (SC-70) – DCK Reel of 3000 SN74AUP1G58DCKR SOT (SOT-553) – DRL Reel of 4000 SN74AUP1G58DRLR HJ_ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. DBV/DCK/DRL/DRY: The actual top-side marking has one additional character that designates the assembly/test site. YFP/YZP/YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free). FUNCTION TABLE INPUTS In0 OUTPUT Y In2 In1 L L L L L L H H L H L L L H H H H L L H H L H H H H L L H H H L LOGIC DIAGRAM (POSITIVE LOGIC) In0 3 4 In1 In2 2 1 Y 6 Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 FUNCTION SELECTION TABLE LOGIC FUNCTION FIGURE NO. 2-input AND with inverted input 2, 3 2-input NAND 1 2-input NAND with both inputs inverted 4 2-input OR 4 2-input OR with both inputs inverted 1 2-input NOR with inverted input 2, 3 2-input XOR 5 LOGIC CONFIGURATIONS VCC A Y B A A Y B 1 6 2 5 3 4 B Y Figure 1. 2-Input NAND Gate VCC A Y B A A Y B 1 6 2 5 3 4 B Y Figure 2. 2-Input AND Gate With Inverted A Input VCC A Y B A B Y A 1 6 2 5 3 4 B Y Figure 3. 2-Input AND Gate With Inverted B Input Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 3 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 VCC A Y B A Y A B 1 6 2 5 3 4 B Y Figure 4. 2-Input OR Gate VCC A Y B A 1 6 2 5 3 4 B Y Figure 5. 2-Input XOR Gate 4 Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 www.ti.com SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX VCC Supply voltage range –0.5 4.6 V VI Input voltage range (2) –0.5 4.6 V –0.5 4.6 V –0.5 VCC + 0.5 (2) UNIT VO Voltage range applied to any output in the high-impedance or power-off state VO Output voltage range in the high or low state (2) IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±20 mA Continuous current through VCC or GND ±50 mA θJA Package thermal impedance (3) DBV package 165 DCK package 259 DRL package 142 DRY package 234 YFP/YZP/YZT package Tstg (1) (2) (3) Storage temperature range V °C/W 123 –65 °C 150 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7. Recommended Operating Conditions (1) VCC Supply voltage VI Input voltage VO Output voltage IOH High-level output current MIN MAX 0.8 3.6 V 0 3.6 V 0 VCC V VCC = 0.8 V –20 µA VCC = 1.1 V –1.1 VCC = 1.4 V –1.7 VCC = 1.65 –1.9 VCC = 2.3 V –3.1 VCC = 3 V IOL Low-level output current 20 VCC = 1.1 V 1.1 VCC = 1.4 V 1.7 VCC = 1.65 V 1.9 VCC = 2.3 V 3.1 (1) Operating free-air temperature mA –4 VCC = 0.8 V VCC = 3 V TA UNIT µA mA 4 –40 85 °C All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 5 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) PARMETER TEST CONDITIONS VT+ VCC TA = 25°C MIN TYP TA = –40°C to 85°C MAX MIN MAX 0.6 0.3 0.6 0.8 V 0.3 1.1 V 0.53 0.9 0.53 0.9 1.4 V 0.74 1.11 0.74 1.11 1.65 V 0.91 1.29 0.91 1.29 2.3 V 1.37 1.77 1.37 1.77 3V 1.88 2.29 1.88 2.29 0.8 V 0.1 0.6 0.1 0.6 1.1 V 0.26 0.65 0.26 0.65 Negative-going input threshold voltage 1.4 V 0.39 0.75 0.39 0.75 1.65 V 0.47 0.84 0.47 0.84 2.3 V 0.69 1.04 0.69 1.04 3V 0.88 1.24 0.88 1.24 ΔVT 0.8 V 0.07 0.5 0.07 0.5 1.1 V 0.08 0.46 0.08 0.46 Positive-going input threshold voltage VT– Hysteresis (VT+ – VT–) 1.4 V 0.18 0.56 0.18 0.56 1.65 V 0.27 0.66 0.27 0.66 2.3 V 0.53 0.92 0.53 0.92 0.79 1.31 0.79 1.31 3V VOH IOH = –20 µA 0.8 V to 3.6 V VCC – 0.1 VCC – 0.1 IOH = –1.1 mA 1.1 V 0.75 × VCC 0.7 × VCC IOH = –1.7 mA 1.4 V 1.11 1.03 IOH = –1.9 mA 1.65 V 1.32 1.3 2.05 1.97 1.9 1.85 2.72 2.67 IOH = –2.3 mA 2.3 V IOH = –3.1 mA IOH = –2.7 mA 3V IOH = –4 mA VOL IOL = 20 µA 0.8 V to 3.6 V IOL = 1.1 mA IOL = 1.7 mA IOL = 1.9 mA IOL = 2.3 mA 2.6 1.1 V 0.3 × VCC 0.3 × VCC 1.4 V 0.31 0.37 1.65 V 0.31 0.35 0.31 0.33 0.44 0.45 0.31 0.33 0.44 0.45 3V IOL = 4 mA V V 2.55 0.1 IOL = 2.7 mA V V 0.1 2.3 V IOL = 3.1 mA UNIT V 0 V to 3.6 V 0.1 0.5 µA Ioff VI or VO = 0 V to 3.6 V 0V 0.2 0.6 µA ΔIoff VI or VO = 0 V to 3.6 V 0 V to 0.2 V 0.2 0.6 µA ICC VI = GND or (VCC to 3.6 V), IO = 0 0.8 V to 3.6 V 0.5 0.9 µA 3.3 V 40 50 µA II All inputs VI = GND to 3.6 V (1) ΔICC VI = VCC – 0.6 V IO = 0 Ci VI = VCC or GND Co VO = GND (1) 6 , 0V 1.5 3.6 V 1.5 0V 3 pF pF One input at VCC – 0.6 V, other inputs at VCC or GND Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 Switching Characteristics over recommended operating free-air temperature range, CL = 5 pF (unless otherwise noted) (see Figure 6 and Figure 7) PARAMETER FROM (INPUT) TO (OUTPUT) TA = 25°C VCC MIN 0.8 V tpd In0, In1, or In2 Y TA = –40°C to 85°C TYP MAX MIN MAX UNIT 23.6 1.2 V ± 0.1 V 2.8 9.4 13.8 2.3 17.4 1.5 V ± 0.1 V 2.1 6.5 9.2 1.6 11.3 1.8 V ± 0.15 V 1.5 5.4 7.4 1 9 2.5 V ± 0.2 V 1.1 4 5.6 0.6 6.6 3.3 V ± 0.3 V 1 3.2 4.6 0.5 5.5 ns Switching Characteristics over recommended operating free-air temperature range, CL = 10 pF (unless otherwise noted) (see Figure 6 and Figure 7) PARAMETER FROM (INPUT) TO (OUTPUT) VCC TA = 25°C MIN 0.8 V 1.2 V ± 0.1 V tpd In0, In1, or In2 Y TA = –40°C to 85°C TYP MAX MIN MAX UNIT 26.4 3.2 10.7 15.2 2.7 19 1.5 V ± 0.1 V 2 7.5 10.5 1.5 12.5 1.8 V ± 0.15 V 1.1 6.2 8.4 0.6 10.2 2.5 V ± 0.2 V 1 4.6 6.4 0.5 7.6 3.3 V ± 0.3 V 1 3.7 5.3 0.5 6.3 ns Switching Characteristics over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 6 and Figure 7) PARAMETER FROM (INPUT) TO (OUTPUT) VCC TA = 25°C MIN TYP 0.8 V tpd In0, In1, or In2 Y TA = –40°C to 85°C MAX MIN MAX UNIT 29.6 1.2 V ± 0.1 V 3.8 11.8 16.8 3.3 21.1 1.5 V ± 0.1 V 2.9 8.3 11.6 2.4 13.8 1.8 V ± 0.15 V 2.2 6.8 9.3 1.7 11.3 2.5 V ± 0.2 V 1.7 5.1 7 1.2 8.4 3.3 V ± 0.3 V 1.4 4.2 5.9 0.9 7 ns Switching Characteristics over recommended operating free-air temperature range, CL = 30 pF (unless otherwise noted) (see Figure 6 and Figure 7) PARAMETER FROM (INPUT) TO (OUTPUT) VCC TA = 25°C MIN 0.8 V 1.2 V ± 0.1 V tpd In0, In1, or In2 Y TYP TA = –40°C to 85°C MAX MIN MAX UNIT 38.1 5.1 15 21.4 4.6 26.6 1.5 V ± 0.1 V 4 10.6 14.6 3.5 17.4 1.8 V ± 0.15 V 3.2 8.7 11.7 2.7 14.2 2.5 V ± 0.2 V 2.5 6.5 8.7 2 10.5 3.3 V ± 0.3 V 2.1 5.4 7.3 1.6 8.7 Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 ns 7 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 Operating Characteristics TA = 25°C PARAMETER Cpd 8 Power dissipation capacitance TEST CONDITIONS f = 10 MHz Submit Documentation Feedback VCC TYP 0.8 V 4 1.2 V ± 0.1 V 4 1.5 V ± 0.1 V 4 1.8 V ± 0.15 V 4 2.5 V ± 0.2 V 4.3 3.3 V ± 0.3 V 4.6 UNIT pF Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup-and-Hold Times, and Pulse Duration) From Output Under Test CL (see Note A) 1 MΩ LOAD CIRCUIT CL VM VI VCC = 0.8 V VCC = 1.2 V ± 0.1 V VCC = 1.5 V ± 0.1 V VCC = 1.8 V ± 0.15 V VCC = 2.5 V ± 0.2 V VCC = 3.3 V ± 0.3 V 5, 10, 15, 30 pF VCC/2 VCC 5, 10, 15, 30 pF VCC/2 VCC 5, 10, 15, 30 pF VCC/2 VCC 5, 10, 15, 30 pF VCC/2 VCC 5, 10, 15, 30 pF VCC/2 VCC 5, 10, 15, 30 pF VCC/2 VCC tw VCC Input VCC/2 VCC/2 VI VM Input 0V VM VOLTAGE WAVEFORMS PULSE DURATION 0V tPHL tPLH VOH VM Output VM VOL tPHL VCC Timing Input 0V tPLH tsu VOH VM Output th VCC VM VOL Data Input VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS NOTES: A. B. C. D. E. VCC/2 VCC/2 VCC/2 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES CL includes probe and jig capacitance. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, slew rate ≥ 1 V/ns. The outputs are measured one at a time, with one transition per measurement. tPLH and tPHL are the same as tpd. All parameters and waveforms are not applicable to all devices. Figure 6. Load Circuit and Voltage Waveforms Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 9 SN74AUP1G58 LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES504H – NOVEMBER 2003 – REVISED DECEMBER 2007 PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times) 2 × VCC S1 5 kΩ From Output Under Test GND CL (see Note A) 5 kΩ TEST S1 tPLZ/tPZL tPHZ/tPZH 2 × VCC GND LOAD CIRCUIT CL VM VI V∆ VCC = 0.8 V VCC = 1.2 V ± 0.1 V VCC = 1.5 V ± 0.1 V VCC = 1.8 V ± 0.15 V VCC = 2.5 V ± 0.2 V VCC = 3.3 V ± 0.3 V 5, 10, 15, 30 pF VCC/2 VCC 0.1 V 5, 10, 15, 30 pF VCC/2 VCC 0.1 V 5, 10, 15, 30 pF VCC/2 VCC 0.1 V 5, 10, 15, 30 pF VCC/2 VCC 0.15 V 5, 10, 15, 30 pF VCC/2 VCC 0.15 V 5, 10, 15, 30 pF VCC/2 VCC 0.3 V VCC Output Control Output Waveform 1 S1 at 2 × VCC (see Note B) VCC/2 0V tPZL tPLZ VCC VCC/2 tPZH Output Waveform 2 S1 at GND (see Note B) VCC/2 VOL + V∆ VOL tPHZ VCC/2 VOH - V∆ VOH ≈0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, slew rate ≥ 1 V/ns. D. The outputs are measured one at a time, with one transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. All parameters and waveforms are not applicable to all devices. Figure 7. Load Circuit and Voltage Waveforms 10 Submit Documentation Feedback Copyright © 2003–2007, Texas Instruments Incorporated Product Folder Link(s): SN74AUP1G58 PACKAGE OPTION ADDENDUM www.ti.com 3-Jan-2008 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty SN74AUP1G58DBVR ACTIVE SOT-23 DBV 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DBVRE4 ACTIVE SOT-23 DBV 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DBVRG4 ACTIVE SOT-23 DBV 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DBVT ACTIVE SOT-23 DBV 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DBVTE4 ACTIVE SOT-23 DBV 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DBVTG4 ACTIVE SOT-23 DBV 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKR ACTIVE SC70 DCK 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKRE4 ACTIVE SC70 DCK 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKRG4 ACTIVE SC70 DCK 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKT ACTIVE SC70 DCK 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKTE4 ACTIVE SC70 DCK 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DCKTG4 ACTIVE SC70 DCK 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DRLR ACTIVE SOT DRL 6 4000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58DRLRG4 ACTIVE SOT DRL 6 4000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AUP1G58YZPR ACTIVE WCSP YZP 6 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM SN74AUP1G58YZTR ACTIVE DSBGA YZT 6 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 3-Jan-2008 (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jan-2008 TAPE AND REEL BOX INFORMATION Device Package Pins Site Reel Diameter (mm) Reel Width (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74AUP1G58DBVR DBV 6 SITE 35 180 9 3.23 3.17 1.37 4 8 Q3 SN74AUP1G58DBVT DBV 6 SITE 35 180 9 3.23 3.17 1.37 4 8 Q3 SN74AUP1G58DCKR DCK 6 SITE 35 180 9 2.24 2.34 1.22 4 8 Q3 SN74AUP1G58DCKT DCK 6 SITE 35 180 9 2.24 2.34 1.22 4 8 Q3 SN74AUP1G58DRLR DRL 6 SITE 35 180 9 1.78 1.78 0.69 4 8 Q3 SN74AUP1G58YZPR YZP 6 SITE 12 180 8 1.02 1.52 0.66 4 8 Q1 SN74AUP1G58YZTR YZT 6 SITE 12 0 0 1.1 1.6 0.7 4 8 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jan-2008 Device Package Pins Site Length (mm) Width (mm) Height (mm) SN74AUP1G58DBVR DBV 6 SITE 35 202.0 201.0 28.0 SN74AUP1G58DBVT DBV 6 SITE 35 202.0 201.0 28.0 SN74AUP1G58DCKR DCK 6 SITE 35 202.0 201.0 28.0 SN74AUP1G58DCKT DCK 6 SITE 35 202.0 201.0 28.0 SN74AUP1G58DRLR DRL 6 SITE 35 202.0 201.0 28.0 SN74AUP1G58YZPR YZP 6 SITE 12 220.0 220.0 0.0 SN74AUP1G58YZTR YZT 6 SITE 12 220.0 220.0 0.0 Pack Materials-Page 2