SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 D SN54AHCT257 . . . J OR W PACKAGE SN74AHCT257 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW) Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs A/B 1A 1B 1Y 2A 2B 2Y GND description These quadruple 2-line to 1-line data selectors/multiplexers are designed for 4.5-V to 5.5-V VCC operation. 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC OE 4A 4B 4Y 3A 3B 3Y 1A A/B NC VCC OE SN54AHCT257 . . . FK PACKAGE (TOP VIEW) The ’AHCT257 devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (OE) input is at the high logic level. 1B 1Y NC 2A 2B 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 4A 4B NC 4Y 3A 2Y GND NC 3Y 3B To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. 4 PRODUCT PREVIEW D D NC – No internal connection The SN54AHCT257 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT257 is characterized for operation from –40°C to 85°C. FUNCTION TABLE INPUTS OE A/B A B OUTPUT Y H X X X Z L L L X L L L H X H L H X L L L H X H H Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated. Copyright 1998, Texas Instruments Incorporated PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 logic symbol† OE A/B 1A 1B 2A 2B 3A 3B 4A 4B 15 1 EN G1 2 1 3 MUX 4 1Y 1 5 7 6 11 9 10 14 12 13 2Y 3Y 4Y PRODUCT PREVIEW † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages. logic diagram (positive logic) OE A/B 1A 1B 2A 2B 3A 3B 4A 4B 15 1 2 4 5 7 2Y 6 11 9 3Y 10 14 12 13 Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages. 2 1Y 3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 4Y SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero. recommended operating conditions (see Note 3) SN54AHCT257 MAX MIN MAX 4.5 5.5 4.5 5.5 VCC VIH Supply voltage VIL VI Low-level input voltage Input voltage 0 5.5 VO IOH Output voltage 0 VCC –8 IOL ∆t/∆v Low-level output current High-level input voltage SN74AHCT257 MIN 2 2 0.8 High-level output current Input transition rise or fall time UNIT V V 0.8 V 0 5.5 V 0 VCC –8 V mA 8 8 mA 20 20 ns/V TA Operating free-air temperature –55 125 –40 85 °C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 PRODUCT PREVIEW Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Package thermal impedance, θJA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131°C/W DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180°C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78°C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VOH VOL II ICC ∆ICC† IOZ Ci TEST CONDITIONS VCC IOH = –50 mA MIN 4.4 45V 4.5 IOH = –8 mA IOL = 50 mA TA = 25°C TYP MAX 4.5 3.94 SN54AHCT257 MIN MAX SN74AHCT257 MIN 4.4 4.4 3.8 3.8 MAX V 0.1 0.1 0.1 0.36 0.44 0.44 5.5 V ±0.1 ±1 ±1 mA VI = VCC or GND, IO = 0 One input at 3.4 V, Other inputs at VCC or GND 5.5 V 4 40 40 mA 5.5 V 1.35 1.5 1.5 mA VO = VCC or GND VI = VCC or GND 5.5 V ±0.25 ±2.5 ±2.5 mA 45V 4.5 IOL = 8 mA VI = VCC or GND 5V † This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC. PRODUCT PREVIEW UNIT V pF switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) SN54AHCT257 FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE tPLH* tPHL* A or B Y CL = 15 pF ns tPLH* tPHL* A/B Y CL = 15 pF ns tPZH* tPZL* OE Y CL = 15 pF ns tPHZ* tPLZ* OE Y CL = 15 pF ns tPLH tPHL A or B Y CL = 50 pF ns tPLH tPLH A/B Y CL = 50 pF ns tPZH tPZL OE Y CL = 50 pF ns tPHZ tPLZ OE Y CL = 50 pF ns PARAMETER * On products compliant to MIL-PRF-38535, this parameter is not production tested. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TA = 25°C MIN TYP MAX MIN MAX UNIT SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) SN74AHCT257 PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE tPLH tPHL A or B Y CL = 15 pF ns tPLH tPHL A/B Y CL = 15 pF ns tPZH tPZL OE Y CL = 15 pF ns tPHZ tPLZ OE Y CL = 15 pF ns tPLH tPHL A or B Y CL = 50 pF ns tPLH tPLH A/B Y CL = 50 pF ns tPZH tPZL OE Y CL = 50 pF ns tPHZ tPLZ OE Y CL = 50 pF ns MIN MAX UNIT PRODUCT PREVIEW TA = 25°C MIN TYP MAX noise characteristics VCC = 5 V, CL = 50 pF, TA = 25°C (see Note 4) SN74AHCT257 PARAMETER MIN TYP MAX UNIT VOL(P) Quiet output, maximum dynamic VOL V VOL(V) Quiet output, minimum dynamic VOL V VOH(V) Quiet output, minimum dynamic VOH V VIH(D) High-level dynamic input voltage V VIL(D) Low-level dynamic input voltage NOTE 4: Characteristics are for surface-mount packages only. V operating characteristics, VCC = 5 V, TA = 25°C PARAMETER Cpd TEST CONDITIONS Power dissipation capacitance No load, POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 f = 1 MHz TYP UNIT pF 5 SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS351E – MAY 1996 – REVISED OCTOBER 1998 PARAMETER MEASUREMENT INFORMATION RL = 1 kΩ From Output Under Test Test Point From Output Under Test VCC Open S1 TEST GND CL (see Note A) CL (see Note A) S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain Open VCC GND VCC LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS 3V Timing Input 1.5 V 0V tw tsu 3V 1.5 V Input 1.5 V th 3V 1.5 V 1.5 V Data Input PRODUCT PREVIEW 0V 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATION 3V 1.5 V Input 1.5 V 0V tPLH In-Phase Output tPHL 50% VCC tPHL Out-of-Phase Output VOH 50% VCC VOL 50% VCC 1.5 V Output Waveform 1 S1 at VCC (see Note B) Output Waveform 2 S1 at GND (see Note B) 1.5 V 0V tPZL tPLH VOH 50% VCC VOL 3V Output Control tPLZ 50% VCC tPZH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS ≈ VCC VOL + 0.3 V VOL tPHZ 50% VCC VOH – 0.3 V VOH ≈0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns. D. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated