TI TLV320AIC1109

TLV320AIC1109
SLAS358 – DECEMBER 2001
PCM CODEC
D
D
D
D
D
D
D
Differential Earphone Output, and One
Single-Ended Earphone Output
Programmable Gain Amplifiers for Transmit,
Receive, Sidetone, and Volume Control
Earphone Mute and Microphone Mute
On-Chip I2C-Bus, Which Provides a Simple,
Standard, Two-Wire Serial Interface With
Digital ICs
Programmable for 15-Bit Linear Data or 8-Bit
Companded (µ-Law or A-Law) Mode
32-Terminal TQFP Package
Designed for Analog and Digital Wireless
Handsets and Telecommunications
Applications
Dual-Tone Multifrequency (DTMF)
Pulse Density Modulated (PDM) Buzzer
Output
APPLICATIONS
D Digital Handset
D Digital Headset
D Cordless Phones
D Digital PABX
D Digital Voice Recording
The PCM codec is designed to perform the transmit
encoding analog/digital (A/D) conversion and receive
decoding digital/analog (D/A) conversion, together with
transmit and receive filtering, for voice-band
communications systems. The device operates in
either the 15-bit linear or 8-bit companded (µ-law or
A-Law) mode, which is selectable through the I2C
interface. From a 2.048-MHz master clock input, the
PCM codec generates its own internal clocks.
PBS PACKAGE
(TOP VIEW)
24 23 22 21 20 19 18 17
PLLVDD
EARVSS
EAR1ON
EARVDD
EAR1OP
EARVSS
EAR2O
AVDD
16
25
PCMO
PCMI
DVSS
DVDD
12 SCL
11 SDA
10 NC
9 NC
26
15
14
13
27
28
29
30
31
32
1
2
3
4 5 6 7
8
MBIAS
MIC1P
MIC1N
MIC2P
MIC2N
REXT
NC
AVSS
D
DESCRIPTION
PLLVSS
VSS
MCLK
RESET
PWRUPSEL
BUZZCON
PCMSYN
PCMCLK
FEATURES
D 2.7-V Operation
D Two Differential Microphone Inputs, One
NC – No internal connection
This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These
circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C,
Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated
voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device
should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level,
preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for
Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
www.ti.com
1
PCMCLK
MIC1P
RX Vol
Control
g = 18 dB
to
0 dB
PCM
Interface
MIC1N
MIC
Amplifier
1
g=
23.5 dB
MIC
Amplifier
2
g = 12 dB
or
0 dB
Analog
Modulator
Ear
Amp1
EAR1ON
RX Filter
and PGA
g = –6 dB
to
+6 dB
TX Filter
and PGA
g = 10 dB
to
0 dB
Digital
Modulator
and Filter
www.ti.com
Sidetone
g = –24 db
to
–12 dB
MIC2P
EAR1OP
Ear
Amp2
EAR2O
MIC2N
Control Bus
DTMF
Buzzer
Control
BUZZCON
Generator
I 2C
I/F
REF
PLL
Power and RESET
TLV320AIC1109
PCMOUT
SLAS358 – DECEMBER 2001
PCMSYN
functional block diagram
2
PCMIN
PWRUPSEL
V SS
AV DD
AV SS
DV DD
DV SS
PLLV DD
PLLV SS
EARV DD
RESET
EARV SS
MCLK
REXT
MBIAS
SDATA
SCLK
TLV320AIC1109
SLAS358 – DECEMBER 2001
functional description
power-on/reset
The power for the various digital and analog circuits is separated to improve the noise performance of the
device. An external reset must be applied to the active low/RESET terminal to assure reset upon power on and
to bring the device to an operational state. After the initial power-on sequence the TLV320AIC1109 can be
functionally powered up and down by writing to the power control register through the I2C interface. The device
has a pin selectable power-up in the default mode option. The hardwired pin-selectable PWRUPSEL function
allows the PCM codec to power up in the default mode and to be used without a microcontroller.
reference
A precision band gap reference voltage is generated internally and supplies all required voltage references to
operate the transmit and receive channels. The reference system also supplies bias voltage for use with an
electret microphone at terminal MBIAS. An external precision resistor is required for reference current setting
at terminal REXT.
control interface
The I2C interface is a two-wire bidirectional serial interface. The I2C interface controls the PCM codec by writing
data to six control registers: 1) power control, 2) mode control, 3) transmit PGA and sidetone control, 4) receive
PGA gain and volume control, 5) DTMF routing, and 6) tone selection control.
There are two power-up modes which may be selected at the PWRUPSEL terminal: 1) the PWRUPSEL state
(VDD at terminal 20) causes the device to power-up in the default mode when power is applied. Without an I2C
interface or controlling device, the programmable functions will be fixed at he default gain levels and functions,
such as the sidetone and DTF, will not be accessible. 2) The PWRUPSEL state (ground at terminal 20) causes
the device to go to a power-down state when power is applied. In this mode an I2C interface is required to power
up the device.
phase-locked loop
The internal digital filters and modulators require a 10.24-MHz clock that is generated by phase locking to the
2.048-MHz master clock input.
PCM interface
The PCM interface transmits and receives data at the PCMO and PCMI terminals respectively. The data is
transmitted or received at the PCMCLK speed once every PCMSYN cycle. The PCMCLK may be tied directly
to the 2.048-MHz master clock (MCLK). The PCMSYN can be driven by an external source or derived from the
master clock and used as an interrupt to the host controller.
microphone amplifiers
The microphone input is a switchable interface for two differential microphone inputs. The first stage is a low
noise differential amplifier that provides a gain of 23.5 dB. The second stage amplifier has a selectable gain of
0 dB or 12 dB.
analog modulator
The transmit channel modulator is a third-order sigma-delta design.
transmit filter and PGA
The transmit filter is a digital filter designed to meet CCITT G.714 requirements. The device operates in either
the 15-bit linear or 8-bit companded µ-law or A-law mode that is selectable through the I2C interface. The
transmit PGA defaults to 0 dB.
www.ti.com
3
TLV320AIC1109
SLAS358 – DECEMBER 2001
functional description (continued)
sidetone
A portion of the transmitted audio is attenuated and fed back to the receive channel through the sidetone path.
The sidetone path defaults to the mute condition. The default gain of -12 dB is set in the sidetone control register.
The sidetone path can be enabled by writing to the power control register.
receive volume control
The receive volume control block acts as an attenuator with a range of –18 dB to 0 dB in 2 dB steps for control
of the receive channel volume. The receive volume control gain defaults to 0 dB.
receive filter and PGA
The receive filter is a digital filter that meets CCITT G.714 requirements with a high-pass filter that is selectable
through the I2C interface. The device operates in either the 15-bit linear or 8-bit µ-law or A-law companded
mode, which is selectable through the I2C interface. The gain defaults to –1 dB representing a 3 dBm0 level
for a 32 Ω to 110 Ω load impedance and the corresponding digital full scale PCMI code of –4 dB.
digital modulator and filter
The second-order digital modulator and filter convert the received digital PCM data to the analog output required
by the earphone interface.
earphone amplifiers
The analog signal can be routed to either of two earphone amplifiers, one with differential output (EAR1ON and
EAR1OP) and one with single-ended output (EAR2O). Clicks and pops are suppressed for EAR1 differential
output only.
tone generator
The tone generator provides generation of standard DTMF tones which are output to one of the following: 1)
the buzzer driver, as a pulse density modulation (PDM) signal, or 2) the receive path digital/analog converter
(D/A), for outputting through the earphone or as PCMO data. The integer value is loaded into one of two 8-bit
registers, the high tone register [04} or the low tone register {05}. The tone output is 2 dB higher when applied
to the high tone register {04}. The high DTMF tones must be applied to the high tone register, and the low DTMF
tones to the low tone register.
4
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
Terminal Functions
TERMINAL
NAME
NO.
I/O
DESCRIPTION
TQFP
AVDD
AVSS
32
I
Analog positive power supply
BUZZCON
8
I
Analog negative power supply
19
O
Buzzer output, a pulse-density modulated signal to apply to external buzzer driver
DVDD
DVSS
13
I
Digital positive power supply
14
I
Digital negative power supply
EAR1ON
27
O
Earphone 1 amplifier output (–)
EAR1OP
29
O
Earphone 1 amplifier output (+)
EAR2O
31
O
Earphone 2 amplifier output
EARVDD
EARVSS
28
I
Analog positive power supply for the earphone amplifiers
30, 26
I
Analog negative power supply for the earphone amplifiers
MBIAS
1
O
Microphone bias supply output, no decoupling capacitors
MCLK
22
I
Master system clock input (2.048 MHz) (digital)
MIC1P
2
I
MIC1 input (+)
MIC1N
3
I
MIC1 input (–)
MIC2P
4
I
MIC2 input (+)
MIC2N
5
I
MIC2 input (–)
PCMI
15
I
Receive PCM input
PCMO
16
O
Transmit PCM output
PCMSYN
18
I
PCM frame sync
PCMCLK
17
I
PCM data clock
PLLVSS
PLLVDD
24
I
PLL negative power supply
25
I
PLL digital power supply
PWRUPSEL
20
I
Selects the power-up default mode
REXT
6
I/O
RESET
21
I
SCL
12
I
SDA
11
I/O
VSS
23
I
Internal reference current setting terminal. This terminal uses a precision 100-kΩ resistor and no filtering
capacitors.
Active low reset
I2C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.
I2C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control
addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor
to VDD (typical 10 kΩ for 100 kHz).
Ground return for bandgap internal reference
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Output voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free air temperature range (industrial temperature) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C
Storage temperature range, testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
www.ti.com
5
TLV320AIC1109
SLAS358 – DECEMBER 2001
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 85°C
POWER RATING
PBS
702 mW
7.2 mW/°C
270 mW
recommended operating conditions (see Notes 1 and 2)
MIN
Supply voltage, AVDD, DVDD, PLLVDD, EARVDD
NOM
2.7
MAX
UNIT
3.3
V
0.7 × VDD
High-level input voltage (VIHMIN)
V
0.3 × VDD
Low-level input voltage (VILMAX)
Load impedance between EAR1OP and EAR1ON-RL
Load impedance for EAR2OP-RL
Ω
32
Operating free-air temperature, TA
V
Ω
32 to 110
– 40
°C
85
NOTES: 1. To avoid possible damage and resulting reliability problems to these CMOS devices, the power-on initialization paragraph should
be followed, described in the Principles of Operations.
2. Voltages are with respect to AVSS, DVSS, PLLVSS and EARVSS.
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted)
supply current
PARAMETER
TYP
MAX
Operating, EAR1 selected, MicBias disabled
6
8
mA
Operating, EAR2 selected, MicBias disabled
5.4
7
mA
Power down, Reg 2 bit 7 = 1, MCLK not present (see Note 3)
0.5
35
µA
Power down, Reg 2 bit 7 = 0, MCLK not present (see Note 3)
25
75
µA
ton(i) Power-up time from power down
5
10
NOTE 3: Measured while MIC1P and MIC1N are connected together. Less than 5 mV offset results in 0 value code on PCMOUT.
ms
IDD
Supply current from VDD
TEST CONDITIONS
MIN
UNIT
digital interface
PARAMETER
TEST CONDITIONS
MAX
IIH
IIL
High-level input current, any digital input
CI
Input capacitance
Co
Output capacitance
20
pF
RL
Load impedance (BUZZCON)
5
kΩ
6
Low-level input current, any digital input
www.ti.com
DVDD = –0.25
UNIT
High-level output voltage PCMO (BUZZCON)
VI = VDD
VI = VSS
VDD = 3 V
VDD = 3 V
TYP
VOH
VOL
Low-level output voltage PCMO
IOH = – 3.2 mA,
IOL = 3.2 mA,
MIN
V
0.25
V
10
µA
10
µA
10
pF
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
microphone interface
PARAMETER
TEST CONDITIONS
VIO
IIB
Input offset voltage at MIC1N, MIC2N
Ci
Input capacitance at MIC1N, MIC2N
Vn
Microphone input referred noise, psophometric weighted,
(C-message weighted is similar)
IOmax
V(mbias)
See Note 3
Input bias current at MIC1N, MIC2N
MIN
TYP
MAX
–5
5
mV
–250
250
nA
5
Micamp 1 gain = 23.5 dB
Micamp 2 gain = 0 dB
Output source current – MBIAS
2.4
MICMUTE
pF
3
7.7
µVrms
1.2
mA
2.5
2.55
V
60
100
kΩ
1
Microphone bias supply voltage (see Note 4)
–80
Input impedance
Fully differential
UNIT
35
dB
NOTES: 3. Measured while MIC1P and MIC1N are connected together. Less than 5-mV offset results in 0 value code on PCMOUT.
4. Not a JEDEC symbol
speaker interface
PARAMETER
TEST CONDITIONS
Earphone AMP1 output power (See Note 5)
VOO
IOmax
TYP
MAX
UNIT
Fully differential, 110-Ω load,
3-dBm0 output, RGXPA = – 4 dB
MIN
23.4
31.2
mW
VDD = 2.7 V, fully differential, 32-Ω load,
3-dBm0 output, RGXPA = –4 dB
80.5
107.3
mW
Earphone AMP2 output power (See Note 5)
VDD = 2.7 V, single ended, 32-Ω load,
3-dBm0 output
10
12.5
mW
Output offset voltage at EAR1
Fully differential
±5
±30
mV
3-dBm0 input, 110-Ω load
14.6
19.4
3-dBm0 input, 32-Ω load
50.2
66.9
3-dBm0 input
17.7
22.1
Maximum output current for EAR1(rms)
Maximum output current for EAR2 (rms)
EARMUTE
–80
mA
dB
NOTE 5: Maximum power is with a load impedance of –25%.
transmit gain and dynamic range, companded mode (µ-law or A-law) or linear mode selected, transmit slope
filter bypassed (see Notes 6 and 7)
PARAMETER
Transmit reference-signal level (0dB)
Overload signal level (3 dBm0)
Overload-signal
Absolute gain error
TEST CONDITIONS
MAX
UNIT
Differential
175
mVpp
Differential, normal mode
248
0 dBm0 input signal, VDD ±10%
TYP
63
mVpp
–1
1
dB
–0.5
0.5
Differential, extended mode
MIC1N, MIC1P to PCMO at 3 dBm0 to –30 dBm0
Gain
G
i error with
ith iinputt llevell relative
l ti tto gain
i att
–10 dBm0 MIC1N,
MIC1N MIC1P to PCMO
MIN
MIC1N, MIC1P to PCMO at –31 dBm0 to –45 dBm0
–1
1
MIC1N, MIC1P to PCMO at –46 dBm0 to –55 dBm0
–1.2
1.2
dB
NOTES: 6. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the channel
under test.
7. The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88-mVrms.
www.ti.com
7
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
transmit gain and dynamic range, companded mode (µ-law or A-law) or linear mode selected, transmit slope
filter enabled (see Notes 6 and 7)
PARAMETER
Transmit reference-signal level (0dB)
Overload signal level (3 dBm0)
Overload-signal
MAX
UNIT
Differential
TEST CONDITIONS
175
mVpp
Differential, normal mode
248
MIC1N, MIC1P to PCMO at 3 dBm0 to –30 dBm0
G i error with
ith iinputt llevell relative
l ti tto gain
i att
Gain
–10 dBm0 MIC1N,
MIC1N MIC1P to PCMO
TYP
63
mVpp
–1
1
dB
–0.5
0.5
Differential, extended mode
0 dBm0 input signal, VDD ±10 %
Absolute gain error
MIN
MIC1N, MIC1P to PCMO at –31 dBm0 to –45 dBm0
–1
1
MIC1N, MIC1P to PCMO at –46 dBm0 to –55 dBm0
–1.2
1.2
dB
NOTES: 6. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the
channel under test.
7. The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88-mVrms.
transmit filter transfer, companded mode (µ-law or A-law) or linear mode selected, transmit slope filter
bypassed, external high-pass filter bypassed (MCLK = 2.048 MHz)
PARAMETER
Gain
G
i relative
l ti tto iinputt signal
i
l gain
i att 1020 H
Hz, iinternal
t
l hi
high-pass
h
filter disabled.
disabled
Gain relative to in
input
ut signal gain at 1020 Hz, internal high
high-pass
ass
filter enabled.
8
TEST CONDITIONS
MIN
TYP
MAX
fMIC1 or fMIC2 <100 Hz
fMIC1 or fMIC2 = 200 Hz
–0.5
0.5
–0.5
0.5
fMIC1 or fMIC2 = 300 Hz to 3 kHz
fMIC1 or fMIC2 = 3.4 kHz
–0.5
0.5
–1.5
0
fMIC1 or fMIC2 = 4 kHz
fMIC1 or fMIC2 = 4.6 kHz
–14
fMIC1 or fMIC2 = 8 k Hz
fMIC1 or fMIC2 <100 Hz
–47
fMIC1 or fMIC2 = 200 Hz
–5
www.ti.com
UNIT
dB
–35
–15
dB
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
transmit filter transfer, companded mode (µ-law or A-law) or linear mode selected, transmit slope filter
selected, transmit high-pass filter disabled (MCLK = 2.048 MHz) (see Note 8)
PARAMETER
TEST CONDITIONS
MIN
TYP
fMIC1 or f MIC2 =100 Hz
fMIC1 or fMIC2 = 200 Hz
fMIC1 or fMIC2 = 250 Hz
fMIC1 or fMIC2 = 300 Hz
UNIT
–27
dB
–8
dB
–4
dB
–1.8
dB
fMIC1 or fMIC2 = 400 Hz
fMIC1 or fMIC2 = 500 Hz
–1.5
dB
–1.3
dB
fMIC1 or fMIC2 = 600 Hz
fMIC1 or fMIC2 = 700 Hz
–1.1
dB
– 0.8
dB
– 0.57
dB
– 0.25
dB
fMIC1 or fMIC2 = 800 Hz
fMIC1 or fMIC2 = 900 Hz
fMIC1 or fMIC2 = 1000 Hz
fMIC1 or fMIC2 = 1500 Hz
Gain relative to input signal gain at 1.2
1 2 kHz,
kHz with slope filter selected
MAX
fMIC1 or fMIC2 = 2000 Hz
fMIC1 or fMIC2 = 2500 Hz
fMIC1 or fMIC2 = 3000 Hz
fMIC1 or fMIC2 = 3100 Hz
fMIC1 or fMIC2 = 3300 Hz
fMIC1 or fMIC2 = 3500 Hz
0
dB
1.8
dB
4
dB
6.5
dB
7.6
dB
7.7
dB
8
dB
6.48
dB
fMIC1 or fMIC2 = 4000 Hz
fMIC1 or fMIC2 = 4500 Hz
–13
dB
–35
dB
fMIC1 or fMIC2 = 5000 Hz
fMIC1 or fMIC2 = 8000 Hz
– 45
dB
– 50
dB
NOTE 8: The pass-band tolerance is ± 0.25 dB from 300 Hz to 3500 Hz.
transmit idle channel noise and distortion, companded mode (µ-law or A-law) selected, slope filter bypassed
PARAMETER
Transmit idle channel noise, psophometrically
weighted
Transmit signal
signal-to-distortion
to distortion ratio with
1020-Hz sine-wave input
Intermodulation distortion, 2
2-tone
tone CCITT method,
composite power level, –13 dBm0
TEST CONDITIONS
MIN
TXPGA gain= 0 dB, micamp 1 gain = 23.5 dB,
micamp 2 gain = 0 dB
MIC1N, MIC1P to PCMO at 3 dBm0
27
MIC1N, MIC1P to PCMO at 0 dBm0
30
MIC1N, MIC1P to PCMO at –5 dBm0
33
MIC1N, MIC1P to PCMO at –10 dBm0
36
MIC1N, MIC1P to PCMO at –20 dBm0
35
MIC1N, MIC1P to PCMO at – 30 dBm0
26
MIC1N, MIC1P to PCMO at – 40 dBm0
24
MIC1N, MIC1P to PCMO at – 45 dBm0
19
CCITT G.712 (7.1), R2
49
CCITT G.712 (7.2), R2
51
www.ti.com
TYP
MAX
UNIT
–86.6
–78
dBm0p
dBm0
dB
9
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
transmit idle channel noise and distortion, companded mode (µ-law or A-law) selected, slope filter enabled
PARAMETER
Transmit idle channel noise, psophometrically
weighted
Transmit signal
signal-to-total
to total distortion ratio with 1020
1020-Hz
Hz
sine-wave input
Intermodulation distortion, 2
2-tone
tone CCITT method,
composite power level, –13 dBm0
TEST CONDITIONS
MIN
TXPGA gain= 0 dB, micamp 1 gain = 23.5 dB,
micamp 2 gain = 0.0 dB
MIC1N, MIC1P to PCMO at 3 dBm0
27
MIC1N, MIC1P to PCMO at 0 dBm0
30
MIC1N, MIC1P to PCMO at – 5 dBm0
33
MIC1N, MIC1P to PCMO at –10 dBm0
36
MIC1N, MIC1P to PCMO at –20 dBm0
35
MIC1N, MIC1P to PCMO at – 30 dBm0
26
MIC1N, MIC1P to PCMO at – 40 dBm0
24
MIC1N, MIC1P to PCMO at – 45 dBm0
19
CCITT G.712 (7.1), R2
49
CCITT G.712 (7.2), R2
51
TYP
MAX
– 86.6
– 78
UNIT
dBm0p
dBm0
dB
transmit idle channel noise and distortion, linear mode selected, slope filter bypassed
PARAMETER
Transmit idle channel noise
Transmit signal
signal-to-total
to total distortion ratio with 1020
1020-Hz
Hz
sine-wave input
TEST CONDITIONS
MIN
TXPGA gain = 0 dB, micamp 1 gain = 23.5 dB,
micamp 2 gain = 0.0 dB
TYP
MAX
– 86.6
– 78
MIC1N, MIC1P to PCMO at 3 dBm0
50
50
MIC1N, MIC1P to PCMO at 0 dBm0
50
65
MIC1N, MIC1P to PCMO at – 5 dBm0
60
68
MIC1N, MIC1P to PCMO at –10 dBm0
64
70
MIC1N, MIC1P to PCMO at –20 dBm0
58
65
MIC1N, MIC1P to PCMO at – 30 dBm0
50
60
MIC1N, MIC1P to PCMO at – 40 dBm0
38
50
MIC1N, MIC1P to PCMO at – 45 dBm0
30
45
UNIT
dBm0p
dB
transmit idle channel noise and distortion, linear mode selected, slope filter enabled
PARAMETER
Transmit idle channel noise
Transmit signal
signal-to-total
to total distortion ratio with 1020
1020-Hz
Hz
sine-wave input
10
TEST CONDITIONS
MIN
TXPGA gain = 0 dB, micamp 1 gain = 23.5 dB,
micamp 2 gain = 0 dB
TYP
MAX
– 86.6
– 78
MIC1N, MIC1P to PCMO at 3 dBm0
40
50
MIC1N, MIC1P to PCMO at 0 dBm0
50
65
MIC1N, MIC1P to PCMO at – 5 dBm0
50
68
MIC1N, MIC1P to PCMO at –10 dBm0
64
70
MIC1N, MIC1P to PCMO at –20 dBm0
58
65
MIC1N, MIC1P to PCMO at – 30 dBm0
50
60
MIC1N, MIC1P to PCMO at – 40 dBm0
38
50
MIC1N, MIC1P to PCMO at – 45 dBm0
30
45
www.ti.com
UNIT
dBm0p
dB
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
receive gain and dynamic range, EAR1 selected, linear or companded (µ-law or A-law) mode selected (see
Note 9)
PARAMETER
Overload signal level (3.0
Overload-signal
(3 0 dB)
TEST CONDITIONS
32 Ω load RXPGA = -4 dB
4.54
PCMIN to EAR1ON, EAR1OP at 3 dBm0 to – 40 dBm0
G i error with
ith output
t t llevell relative
l ti tto gain
i
Gain
at –10 dBm0
TYP
4.54
0 dBm0 input signal, VDD 10 %
Absolute gain error
MIN
110 Ω load RXPGA = -4 dB
MAX
UNIT
Vpp
–1
1
– 0.5
0.5
PCMIN to EAR1ON, EAR1OP at – 41 dBm0 to – 50 dBm0
–1
1
PCMIN to EAR1ON, EAR1OP at – 51 dBm0 to – 55 dBm0
–1.2
1.2
dB
dB
NOTE 9: RXPGA = –4 dB for 32 Ω or 110 Ω, RXVOL = 0 dB, 1020 Hz input signal at PCMI, output measured differentially between EAR1ON
and EAR1OP
receive gain and dynamic range, EAR2 selected, linear or companded (µ-law or A-law) mode selected (see
Note 10)
PARAMETER
Receive reference-signal level (0 dB)
TEST CONDITIONS
MIN
0 dBm0 PCM input signal
PCMIN to EAR2O at 3 dBm0 to – 40 dBm0
UNIT
Vpp
Vpp
1.6
0 dBm0 input signal, VDD 10 %
Gain
G
i error with
ith output
t t llevell relative
l ti tto gain
i att
–10 dBm0
MAX
1.1
Overload-signal level (3 dB)
Absolute gain error
TYP
–1
1
–0.5
0.5
PCMIN to EAR2O at – 41 dBm0 to – 50 dBm0
–1
1
PCMIN to EAR2O at – 51 dBm0 to – 55 dBm0
–1.2
1.2
dB
dB
NOTE 10: RXPGA = –1 dB, RXVOL = 0 dB
receive filter transfer, companded mode (µ-law or A-law) or linear mode selected (MCLK = 2.048 MHz) (see
Note 10)
PARAMETER
Gain
G
i relative
l ti tto iinputt signal
i
l gain
i att 1020 H
Hz, iinternal
t
l
high-pass filter disabled
Gain relative to in
input
ut signal gain at 1020 Hz, internal
high-pass filter enabled
TEST CONDITIONS
MIN
TYP
MAX
fEAR1 or fEAR2 < 100 Hz
fEAR1 or fEAR2 = 200 Hz
– 0.5
0.5
– 0.5
0.5
fEAR1 or fEAR2 = 300 Hz to 3 kHz
fEAR1 or fEAR2 = 3.4 kHz
– 0.5
0.5
–1.5
0
fEAR1 or fEAR2 = 4 kHz
fEAR1 or fEAR2 = 4.6 kHz
– 14
fEAR1 or fEAR2 = 8 kHz
fEAR1 or fEAR2 < 100 Hz
– 47
fEAR1 or fEAR2 = 200 Hz
–5
UNIT
dB
– 35
–15
dB
NOTE 10. RXPGA = -1 dB, RXVOL = 0 dB
www.ti.com
11
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
receive idle channel noise and distortion, EAR1 selected, companded mode (µ-law or A-law) selected (see
Note 9)
PARAMETER
TEST CONDITIONS
Receive noise, psophometrically weighted
PCMIN = 11010101 (Α–law)
Receive noise, C-message weighted
PCMIN = 11111111 (µ–law)
signal-to-distortion
1020-Hz
Receive signal
to distortion ratio with 1020
Hz
sine-wave input
MIN
PCMIN to EAR1ON, EAR1OP at 3 dBm0
21
PCMIN to EAR1ON, EAR1OP at 0 dBm0
25
PCMIN to EAR1ON, EAR1OP at – 5 dBm0
36
PCMIN to EAR1ON, EAR1OP at –10 dBm0
43
PCMIN to EAR1ON, EAR1OP at – 20 dBm0
40
PCMIN to EAR1ON, EAR1OP at – 30 dBm0
38
PCMIN to EAR1ON, EAR1OP at – 40 dBm0
28
PCMIN to EAR1ON, EAR1OP at – 45 dBm0
23
TYP
MAX
– 89
– 86
36
50
UNIT
dBm0p
µVrms
dB
NOTE 9: RXPGA = -4 dB for 32 Ω or 110 Ω, RXVOL = 0 dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON and
EAR1OP.
receive idle channel noise and distortion, EAR1 selected, linear mode selected (see Note 9)
PARAMETER
Receive noise, (20-Hz to 20-kHz brickwall window)
Receive signal
signal-to-distortion
to distortion ratio with 1020 Hz
sine-wave input
Intermodulation distortion, 2
2-tone
tone CCITT method,
composite power level, –13 dBm0
TEST CONDITIONS
MIN
PCMIN = 0000000000000
TYP
MAX
UNIT
– 86
– 83
dBm0
PCMIN to EAR1ON, EAR1OP at 3 dBm0
50
63
PCMIN to EAR1ON, EAR1OP at 0 dBm0
53
65
PCMIN to EAR1ON, EAR1OP at – 5 dBm0
53
63
PCMIN to EAR1ON, EAR1OP at –10 dBm0
50
60
PCMIN to EAR1ON, EAR1OP at – 20 dBm0
48
58
PCMIN to EAR1ON, EAR1OP at – 30 dBm0
46
56
PCMIN to EAR1ON, EAR1OP at – 40 dBm0
36
52
PCMIN to EAR1ON, EAR1OP at – 45 dBm0
30
50
CCITT G.712 (7.1), R2
50
CCITT G.712 (7.2), R2
54
dB
dB
NOTE 9: RXPGA = –4 dB for 32 Ω or 110 Ω, RXVOL = 0 dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON
and EAR1OP.
receive idle channel noise and distortio EAR2 selected, companded mode (µ-law or A-law) selected
(see Note 10)
PARAMETER
TEST CONDITIONS
TYP
MAX
Receive noise, psophometrically weighted
PCMIN = 11010101 (Α–law)
– 81
– 78
Receive noise, C-message weighted
PCMIN = 11111111 (µ–law)
36
50
Receive signal-to-distortion ratio with 1020-Hz
sine-wave input
PCMIN to EAR2O at 3 dBm0
21
PCMIN to EAR2O at 0 dBm0
25
PCMIN to EAR2O at – 5 dBm0
36
PCMIN to EAR2O at –10 dBm0
43
PCMIN to EAR2O at – 20 dBm0
40
PCMIN to EAR2O at – 30 dBm0
38
PCMIN to EAR2O at – 40 dBm0
28
PCMIN to EAR2O at – 45 dBm0
23
NOTE 10. RXPGA = –1 dB, RXVOL = 0 dB
12
MIN
www.ti.com
UNIT
dBmop
µVrms
dB
TLV320AIC1109
SLAS358 – DECEMBER 2001
electrical characteristics over recommended ranges of supply voltage and free air temperature (unless
otherwise noted) (continued)
receive idle channel noise and distortion, EAR2 selected, linear mode selected (see Note 10)
PARAMETER
TEST CONDITIONS
Receive noise, (20-Hz to 20-kHz brickwall window)
MIN
PCMIN = 0000000000000
Receive signal-to-noise + distortion ratio with 1020-Hz sine-wave
input
2-tone
composite
Intermodulation distortion, 2
tone CCITT method, com
osite
power level, –13 dBm0
TYP
MAX
UNIT
– 86
– 83
dBm0
PCMIN to EAR2O at 3 dBm0
45
60
PCMIN to EAR2O at 0 dBm0
60
65
PCMIN to EAR2O at – 5 dBm0
58
62
PCMIN to EAR2O at –10 dBm0
55
60
PCMIN to EAR2O at – 20 dBm0
53
60
PCMIN to EAR2O at – 30 dBm0
52
58
PCMIN to EAR2O at – 40 dBm0
50
57
PCMIN to EAR2O at – 45 dBm0
45
52
CCITT G.712 (7.1), R2
50
CCITT G.712 (7.2), R2
54
dB
dB
NOTE 10: RXPGA = –1 dB, RXVOL = 0 dB
power supply rejection and crosstalk attenuation
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Supply voltage rejection, transmit channel
MIC1N, MIC1P =0 V,
VDD = 3 Vdc + 100 mVpeak to peak, f = 0 to 50 kHz
–70
–45
dB
Supply voltage rejection, receive channel,
EAR1 selected (differential)
PCM code = positive zero,
VDD = 3 Vdc + 100 mVpeak to peak, f = 0 to 50 kHz
– 70
–45
dB
Crosstalk attenuation, transmit-to-receive
(differential)
MIC1N, MIC1P = 0 dB, f = 300 to 3400 Hz measured
differentially between EAR1ON and EAR1OP
70
dB
Crosstalk attenuation, receive-to-transmit
PCMIN = 0 dBm0, f = 300 to 3400 Hz measured at
PCMO, EAR1 amplifier
70
dB
switching characteristics
clock timing requirements
PARAMETER
tt
fmclk
MIN
NOM
Transition time, MCLK
10
MCLK frequency
2.048
MCLK jitter
UNIT
ns
MHz
37%
Number of PCMCLK clock cycles per PCMSYN frame
tc(PCMCLK)
MAX
256
256
PCMCLK clock period
156
488
512
Duty cycle, PCMCLK
45%
50%
68%
ns
transmit timing requirements (see Figure 5)
PARAMETER
tsu(PCMSYN)
th(PCMSYN)
MIN
Setup time, PCMSYN high before falling edge of PCMCLK
20
Hold time, PCMSYN high after falling edge of PCMCLK
20
www.ti.com
MAX
UNIT
tc(PCMCLK)– 20
tc(PCMCLK)– 20
ns
13
TLV320AIC1109
SLAS358 – DECEMBER 2001
switching characteristics (continued)
receive timing requirements (see Figure 6)
MIN
MAX
UNIT
tsu(PCSYN)
th(PCSYN)
Setup time, PCMSYN high before falling edge of PCMCLK
PARAMETER
20
ns
Hold time, PCMSYN high after falling edge of PCMCLK
20
tc(PCMCLK)– 20
tc(PCMCLK)– 20
tsu(PCMI)
th(PCMI)
Setup time, PCMI high or low before falling edge of PCMCLK
20
ns
Hold time, PCMI high or low after falling edge of PCMCLK
20
ns
ns
propagation delay times, CL(max) = 10 pF (see Figure 5)
PARAMETER
MIN
MAX
UNIT
tpd1
tpd2
From PCMCLK bit 1 high to PCMO bit 1 valid
35
ns
From PCMCLK high to PCMO valid, bit 2 to n
35
ns
tpd3
From PCMCLK bit n low to PCMO bit n Hi-Z
30
ns
I2C bus timing requirements (see Figure 7)
PARAMETER
MIN
MAX
UNIT
400
kHz
SCL
Clock frequency
tHIGH
tLOW
Clock high time
600
Clock low time
1300
tr
tf
SDA and SCL rise time
th(STA)
tsu(STA)
Hold time (repeated) START condition. After this period the first clock pulse is generated.
600
ns
Setup time for repeated START condition
600
ns
th(DAT)
tsu(DAT)
Data input hold time
0
ns
100
ns
tsu(STO)
tBUF
STOP condition setup time
600
ns
1300
ns
SDA and SCL fall time
Data input setup time
Bus free time
ns
ns
300
ns
300
ns
DTMF generator characteristics
PARAMETER
TEST CONDITIONS
DTMF high to low tone relative amplitude
(preemphasis)
Tone frequency accuracy
Harmonic distortion
MIN
TYP
MAX
1.5
2
2.5
–1.5
Measured from lower tone group to highest parasitic
UNIT
dB
1.5
%
– 20
dB
MICBIAS characteristics
PARAMETER
TEST CONDITIONS
Load impedance (bias mode)
14
MIN
TYP
5
www.ti.com
MAX
UNIT
kΩ
TLV320AIC1109
SLAS358 – DECEMBER 2001
PARAMETER MEASUREMENT INFORMATION
SCL
SDA
A6
A5
A4
A0 R/W
0
ACK
R7
R5
R0 ACK
D7
D6
D5
D0
ACK
0
Slave Address
Start
R6
0
0
Register Address
Stop
Data
NOTE: SLAVE = Voice Codec
Figure 1. I2C-Bus Write to Voice Codec
SCL
SDA
A6
A5
A0 R/W ACK
0
Start
R7
R6
R0 ACK
A6
A0
0
R/W ACK
1
Slave Address
Register Address
D7
D6
D0
0
Slave Address
Slave Drives
The Data
Repeated
Start
NOTE: SLAVE = Voice Codec
ACK
Stop
Master
Drives
ACK and Stop
Figure 2. I2C Read From Voice Codec: Protocol A
SCL
SDA
Start
A6 A5
A0 R/W ACK
0
Slave Address
R7
R6
R0 ACK
0
A6 A5
A0 R/W ACK D7
Stop Start
Register Address
Slave Address
NOTE: SLAVE = Voice Codec
D0 ACK
Slave Drives
The Data
Stop
Master
Drives
ACK and Stop
Figure 3. I2C Read From Voice Codec: Protocol B
www.ti.com
15
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
power-on initialization
An external reset with a minimum pulse width of 500 ns must be applied to the active low RESET terminal to
assure reset upon power on. All registers are set with default values upon external reset initialization.
The desired selection for all programmable functions can be initialized prior to a power-up command using the
I2C interface.
Table 1. Power-Up and Power-Down Procedures (VDD = 2.7 V, Earphone Amplifier Unloaded)
DEVICE STATUS
Power up
Power down
PROCEDURE
MAXIMUM POWER
CONSUMPTION
Set bit 1 = 1 in power control register, EAR1 enabled
16.2 mW
Set bit 1 = 0 in power control register, EAR2 enabled
14.6 mW
Set bit 7 = 1 in TXPGA control register and bit 0 = 0
1.35 µW
Set bit 7 = 0 in TXPGA control register and bit 0 = 0
67.5 µW
In addition to resetting the power-down bit in the power control register, loss of MCLK (no transition detected)
automatically enters the device into a power-down state with PCMO in the high impedance state. If during a
pulse code modulation (PCM) data transmit cycle an asynchronous power down occurs, the PCM interface
remains powered up until the PCM data is completely transferred.
An additional power-down mode overrides the MCLK detection function. This allows the device to enter the
power-down state without regard to MCLK. Setting bit 7 of the TXPGA sidetone register to logic high enables
this function.
conversion laws
The device can be programmed either for a 15-bit linear or 8-bit (µ-law or A-law) companding mode. The
companding operation approximates the CCITT G.711 recommendation. The linear mode operation uses a
15-bit twos-complement format.
transmit operation
microphone input
The microphone input stage is a low noise differential amplifier that provides a preamplifier gain of 23.5 dB. A
microphone can be capacitively connected to the MIC1N and MIC1P inputs, while the MIC2N and MIC2P inputs
can be used to capacitively connect a second microphone or an auxiliary audio circuit.
16
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
transmit operation (continued)
_
MBIAS
+
Rmic
Vref
510 kΩ
Ci MIC1N
34 kΩ
_
M
I
C
+
34 kΩ
Ci MIC1P
Rmic
510 kΩ
Figure 4. Typical Microphone Interface
microphone mute function
Transmit channel muting provides 80-dB attenuation of input microphone signal. The MICMUTE function can
be selected by setting bit 6 of the power control register through the I2C interface.
transmit channel gain control
The values in the transmit PGA control registers control control the gain in the transmit path. The total TX
channel gain can vary from 35.5 dB to 13.5 dB. The default total TX channel gain is 23.5 dB.
Table 2. Transmit Gain Control
BIT NAME
MIC AMP1
MIC AMP2
TX PGA
GAIN
GAIN
MODE
TOTAL TX GAIN
TP3
TP2
TP1
TP0
GAIN
GAIN
MIN
TYP
MAX
UNIT
0
0
0
0
23.5
12
0
Extended
35.3
35.5
35.7
dB
0
0
0
1
23.5
12
–2
Extended
33.3
33.5
33.7
dB
0
0
1
0
23.5
12
–4
Extended
31.3
31.5
31.7
dB
0
0
1
1
23.5
12
–6
Extended
29.3
29.5
29.7
dB
0
1
0
0
23.5
12
–8
Extended
27.3
27.5
27.7
dB
0
1
0
1
23.5
12
–10
Extended
25.3
25.5
25.7
dB
1
0
0
0
23.5
0
0
Normal
23.3
23.5
23.7
dB
1
0
0
1
23.5
0
–2
Normal
21.3
21.5
21.7
dB
1
0
1
0
23.5
0
–4
Normal
19.3
19.5
19.7
dB
1
0
1
1
23.5
0
–6
Normal
17.3
17.5
17.7
dB
1
1
0
0
23.5
0
–8
Normal
15.3
17.5
17.7
dB
1
1
0
1
23.5
0
–10
Normal
13.3
13.5
13.7
dB
www.ti.com
17
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
receive operation
receive channel gain control
The values in the receive PGA control registers control the gain in the receive path. PGA gain is set from – 6 dB
to 6 dB in 1 dB steps through the I2C interface. The default receive channel gain is –1 dB.
Table 3. Receive PGA Gain Control
BIT NAME
RELATIVE GAIN
RP3
RP2
RP1
RP0
MIN
TYP
MAX
UNIT
0
0
0
0
5.8
6
6.2
dB
0
0
0
1
4.8
5
5.2
dB
0
0
1
0
3.8
4
4.2
dB
0
0
1
1
2.8
3
3.2
dB
0
1
0
0
1.8
2
2.2
dB
0
1
0
1
0.8
1
1.2
dB
0
1
1
0
– 0.2
0
0.2
dB
0
1
1
1
–1.2
–1
– 0.8
dB
1
0
0
0
– 2.2
–2
–1.8
dB
1
0
0
1
– 3.2
–3
– 2.8
dB
1
0
1
0
– 4.2
–4
– 3.8
dB
1
0
1
1
– 5.2
–5
– 4.8
dB
1
1
0
0
– 6.2
–6
– 5.8
dB
sidetone gain control
The values in the sidetone PGA control registers control the sidetone gain. Sidetone gain is set from –12 dB
to – 24 dB in 2-dB steps through the I2C interface. Sidetone can be muted by setting bit 7 of the power control
register. The default sidetone gain is –12 dB.
Table 4. Sidetone Gain Control
BIT NAME
18
RELATIVE GAIN
ST2
ST1
ST0
MIN
TYP
MAX
UNIT
0
0
0
–12.2
0
0
1
–14.2
–12
–11.8
dB
–14
–13.8
0
1
0
–16.2
dB
–16
–15.8
dB
0
1
1
1
0
0
–18.2
–18
–17.8
dB
– 20.2
– 20
–19.8
1
0
1
dB
– 22.2
– 22
– 21.8
dB
1
1
0
– 24.2
– 24
– 23.8
dB
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
receive operation (continued)
receive volume control
The values in the volume control PGA control registers provide volume control into the earphone. Volume
control gain is set from 0 dB to –18 dB in 2-dB steps through the I2C interface. The default RX volume control
gain is 0 dB.
Table 5. RX Volume Control
BIT NAME
RELATIVE GAIN
RV3
RV2
RV1
RV0
MIN
TYP
MAX
0
0
0
0
– 0.2
0
0.2
UNIT
dB
0
0
0
1
– 2.2
–2
–1.8
dB
0
0
1
0
– 4.2
–4
– 3.8
dB
0
0
1
1
– 6.2
–6
– 5.8
dB
0
1
0
0
– 8.2
–8
–7.8
dB
0
1
0
1
–10.2
–10
– 9.8
dB
0
1
1
0
–12.2
–12
–11.8
dB
0
1
1
1
–14.2
–14
–13.8
dB
1
0
0
0
–16.2
–16
–15.8
dB
1
0
0
1
–18.2
–18
–17.8
dB
earphone amplifier
The analog signal can be routed to either one of two earphone amplifiers: one with a differential output (EAR1ON
and EAR1OP) capable of driving a 32-Ω load, or one with a single-ended output (EAR2O) capable of driving
a 32-Ω load.
earphone mute function
Muting can be selected by setting bit 3 of the power control register through the I2C interface.
receive PCM data format
D Companded mode: 8 bits are received, the most significant (MSB) first.
D Linear mode: 15 bits are received, MSB first.
www.ti.com
19
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
receive operation (continued)
Table 6. Receive-Data Bit Definitions
BIT NO.
COMPANDED
MODE
LINEAR
MODE
1
CD7
LD14
2
CD6
LD13
3
CD5
LD12
4
CD4
LD11
5
CD3
LD10
6
CD2
LD9
7
CD1
LD8
8
CD0
LD7
9
–
LD6
10
–
LD5
11
–
LD4
12
–
LD3
13
–
LD2
14
–
LD1
15
–
LD0
16
–
––
Transmit channel gain control bits always follow the PCM data in time:
CD7–CD0 = data word in companded mode
LD14–LD0 = data word in linear mode
DTMF generator operation and interface
The dual-tone multifrequency generator (DTMF) circuit generates the summed DTMF tones for push button
dialing and provides the PDM output for the BUZZCON user-alert tone. The integer value is determined by the
following formula, round tone [Freq (Hz)/7.8125 (Hz)]. The integer value is loaded into either one of two 8-bit
registers, high-tone register (04) or low-tone register (05). The tone output is 2 dB higher when applied to the
high-tone register (04). When generating DTMF tones, the high-frequency value must be applied to the
high-tone register (04) and the low DTMF value to the low-tone register.
Table 7. Typical DTMF and Single Tone Control
20
DT7
DT6
DT5
DT4
DT3
DT2
DT1
DT0
INTEGER
VALUE
TONE
FUNCTION
TONE/HZ
0
1
0
1
1
0
0
1
89
DTMF Low
697
0
1
1
0
0
0
1
1
99
DTMF Low
770
0
1
1
0
1
1
0
1
109
DTMF Low
852
0
1
1
1
1
0
0
0
120
DTMF Low
941
1
0
0
1
1
0
1
1
155
DTMF HIgh
1209
1
0
1
0
1
0
1
1
171
DTMF HIgh
1336
1
0
1
1
1
1
0
1
189
DTMF HIgh
1477
1
1
0
1
0
0
0
1
209
DTMF HIgh
1633
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
DTMF generator operation and interface (continued)
Tones from the DTMF generator block are present at all outputs and are controlled by enabling or disabling the
individual output ports. The values that determine the tone frequency are loaded into the tone registers (high
and low) as two separate values.
The values loaded into the tone registers initiate an iterative table look-up function, placing a 6-bit or 7-bit in 2s
complement value into the the tone registers. There is a 2 dB difference in the resulting output of the two
registers, the high tone register having the greater result.
buzzer logic section
The single-ended output BUZZCON is a PDM signal intended to drive a buzzer through an external driver
transistor. The PDM begins as a selected DTMF tones, generated and passed through the receive D/A channel,
and fed back to the transmit channel analog modulator, where a PDM signal is generated and routed to the
BUZZCON output.
support section
The clock generator and control circuit use the master clock input (MCLK) to generate internal clocks to drive
internal counters, filters, and convertors. Register control data is written into and read back from the PCM codec
registers via the control interface.
I2C–bus protocols
The PCM codec serial interface is designed to be I2C-bus compatible and operates in the slave mode. This
interface consists of the following terminals:
SCL:
I2C-bus serial clock — This input synchronizes the control data transfer from and to the codec.
SDA:
I2C-bus serial address/data input/output — This is a bidirectional terminal that transfers register
control addresses and data into and out of the codec. It is an open drain terminal and therefore
requires a pullup resistor to VCC (typical 10 kΩ for 100 kHz).
TLV320AIC1109 has a fixed device select address of {E2}HEX for write mode and {E3}HEX for read mode.
For normal data transfer, SDA is allowed to change only when SCL is low. Changes when SCL is high are
reserved for indicating the start and stop conditions.
Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain
stable whenever the clock line is at high. Changes in the data line while the clock line is at high are interpreted
as a start or stop condition.
Table 8. I2C-Bus Conditions
CONDITION
STATUS
DESCRIPTION
A
Bus not busy
Both data and clock lines remain at high
B
Start data transfer
A high-to-low transition of the SDA line while the clock (SCL) is high determines a start condition.
All commands must proceed from a start condition.
C
Stop data transfer
A low-to-high transition of the SDA line while the clock (SCL) is high determines a stop condition.
All operations must end with a stop condition.
D
Data valid
The state of the data line represents valid data when, after a start condition, the data line is stable
for the duration of the high period of the clock signal.
www.ti.com
21
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
I2C bus protocols
The data on the line must be changed during the low period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data
bytes, transferred between the start and stop conditions, is determined by the master device (microprocessor).
When addressed, the PCM codec generates an acknowledge after the reception of each byte. The master
device must generate an extra clock pulse that is associated with this acknowledge bit.
The PCM codec must pull down the SDA line during the acknowledge clock pulse so that the SDA line is at stable
low state during the high period of the acknowledge related clock pulse. Setup and hold times must be taken
into account. During read operations, the master device must signal an end of data to the slave by not generating
an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave (PCM codec) must
leave the data line high to enable the master device to generate the stop condition.
clock frequencies and sample rates
A fixed PCMSYN rate of 8 kHz determines the sampling rate.
register map addressing
REG
07
06
05
04
03
02
01
00
PWRUP
Power control
00
Sidetone En
TXEn
RXEn
MICSEL
BIASEn
RXEn
EAROUT
Sel
Mode control
01
Comp Sel
TMEn
PCMLB
Comp En
BUZZEn
RXFLTR
En
TXFLTR
En
TXSLOPE
En
TXPGA
02
PD0
TP3
TP2
TP1
TP0
ST2
ST1
ST0
RXPGA
03
RP3
RP2
RP1
RP0
RV3
RV2
RV1
RV0
High DTMF
04
HIFREQ
Sel7
HIFREQ
Sel6
HIFREQ
Sel5
HIFREQ
Sel4
HIFREQ
Sel3
HIFREQ
Sel2
HIFREQ
Sel1
HIFREQ
Sel0
Low DTMF
05
LOFREQ
Sel7
LOFREQ
Sel6
LOFREQ
Sel5
LOFREQ
Sel4
LOFREQ
Sel3
LOFREQ
Sel2
LOFREQ
Sel1
LOFREQ
Sel0
register power-up defaults
REG
07
06
05
04
03
02
01
00
Power control†
Power control‡
00
1
1
1
1
0
1
1
0
00
1
0
0
1
1
0
1
1
Mode control
01
0
0
0
0
0
0
1
0
TXPGA
02
0
1
0
0
0
0
0
0
RXPGA
03
0
1
1
1
0
0
0
0
High DTMF
04
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Low DTMF
05
† Value when PWRUPSEL = 0
‡ Value when PWRUPSEL = 1
22
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
register map
Table 9. Power Control Register: Address {00} HEX
BIT NUMBER
5
4
3
2
1
DEFINITIONS
7
6
0
1
1
1
1
0
1
1
0
Default setting PWRUPSEL = 0
1
0
0
1
1
0
1
1
Default setting PWRUPSEL = 1
X
X
X
X
X
X
X
0
Reference system, power-down
X
X
X
X
X
X
X
1
Reference system, power-up
X
X
X
X
X
X
1
X
EAR AMP1 selected, EAR AMP2 power down
X
X
X
X
X
X
0
X
EAR AMP2 selected, EAR AMP1 power down
X
X
X
X
X
0
X
X
Receive channel enabled
X
X
0
X
X
1
X
X
Receive channel muted
X
X
1
X
X
1
X
0
Receive channel, power down
X
X
X
1
X
X
X
X
MIC1 selected
X
X
X
0
X
X
X
X
MIC2 selected
X
0
X
X
X
X
X
X
Transmit channel enabled
X
1
0
X
X
X
X
X
Transmit channel muted
X
1
1
X
X
X
X
X
Transmit channel power down
0
X
X
X
X
X
X
X
Sidetone enabled
1
X
X
X
X
X
X
X
Sidetone muted
Table 10. Mode Control Register: Address {01} HEX
BIT NUMBER
7
6
5
4
3
2
1
0
DEFINITIONS
0
0
0
0
0
0
1
0
Default setting
X
X
X
X
X
X
0
0
TX channel high-pass filter enabled and slope filter enabled
X
X
X
X
X
X
0
1
TX channel high-pass filter enabled and slope filter disabled
X
X
X
X
X
X
1
0
TX channel high-pass filter disabled and slope filter enabled
X
X
X
X
X
X
1
1
TX channel high-pass filter disabled and slope filter disabled
X
X
X
X
X
0
X
X
RX channel high-pass filter disabled (low pass only)
X
X
X
X
X
1
X
X
RX channel high-pass filter enabled
X
X
X
X
0
X
X
X
BUZZCON disabled
X
X
X
X
1
X
X
X
BUZZCON enabled
X
X
X
0
X
X
X
X
Linear mode selected
1
X
X
1
X
X
X
X
A-law companding mode selected
0
X
X
1
X
X
X
X
µ-law companding mode selected
X
X
0
X
X
X
X
X
TX and RX channels normal mode
X
X
1
X
X
X
X
X
PCM loopback mode
X
0
X
X
X
X
X
X
Tone mode disabled
X
1
X
X
X
X
X
X
Tone mode enabled
www.ti.com
23
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
register map (continued)
Transmit PGA and sidetone control register: Address {02}HEX
Bit definitions :
7
6
5
4
3
2
1
0
DEFINITION
PDO
TP3
TP2
TP1
TP0
ST2
ST1
ST0
See Table 2 and Table 4
0
1
0
0
0
0
0
0
Default setting
Receive volume control register: Address {03}HEX
Bit definitions :
7
6
5
4
3
2
1
0
DEFINITION
RP3
RP2
RP1
RP0
RV3
RV2
RV1
RV0
See Table 3 and Table 5
0
1
1
1
0
0
0
0
Default setting
High tone selection control register: Address {04}HEX
Bit definitions :
7
6
5
4
3
2
1
0
DEFINITION
X
X
X
X
X
X
X
X
DTMF (see Table 7)
0
0
0
0
0
0
0
0
Default setting
Low tone selection control register: Address {05}HEX
Bit definitions :
24
7
6
5
4
3
2
1
0
DEFINITION
X
X
X
X
X
X
X
X
DTMF (see Table 7)
0
0
0
0
0
0
0
0
Default setting
www.ti.com
TLV320AIC1109
SLAS358 – DECEMBER 2001
PRINCIPLES OF OPERATION
register map (continued)
Transmit Time Slot
0
1
2
3
4
N–2
N–1
N
N+1
80%
PCMCLK
80%
20%
20%
ÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎ
tsu(PCMSYN)
th(PCMSYN)
PCMSYN
1
PCMO
2
tpd3
3
4
N–2
N–1
N
See Note C
tpd1
NOTES: A.
B.
C.
D.
See Note B
tpd2
See Note A
tsu(PCMO)
See Note D
This window is allowed for PCMSYN high.
This window is allowed for PCMSYN low (th(PCMSYN) max determined by data collision considerations).
Transitions are measured at 50%.
Bit 1 = MSB, Bit N = LSB
Figure 5. Transmit Timing Diagram
Receive Time Slot
0
1
2
3
4
N –2
N –1
N
N +1
80%
80%
PCMCLK
20%
20%
ÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎ
ÎÎÎÎ
tsu(PCMSYN)
PCMSYN
th(PCMSYN)
See Note A
PCMI
1
See Note C
See Note B
See Note D
th(PCMI)
2
3
4
N –2
N –1
N
tsu(PCMI)
NOTES: A.
B.
C.
D.
This window is allowed for PCMSYN high.
This window is allowed for PCMSYN low.
Transitions are measured at 50%.
Bit 1 = MSB, Bit N = LSB
Figure 6. Receive Timing Diagram
SDA
tBUF
tLOW
tr
th(STA)
tf
SCL
STO
STA
th(STA)
th(DAT)
tHIGH
tsu(STA)
tsu(DAT)
tsu(STO)
STA
STO
Figure 7. I2C-Bus Timing Diagram
www.ti.com
25
TLV320AIC1109
SLAS358 – DECEMBER 2001
MECHANICAL DATA
PBS (S-PQFP-G32)
PLASTIC QUAD FLATPACK
0,23
0,17
0,50
24
0,08 M
17
25
16
32
9
0,13 NOM
1
8
3,50 TYP
Gage Plane
5,05
SQ
4,95
0,25
7,10
SQ
6,90
0,10 MIN
0°–ā7°
0,70
0,40
1,05
0,95
Seating Plane
0,08
1,20 MAX
4087735/A 11/95
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
26
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
Copyright  2001, Texas Instruments Incorporated