TI TL087

 The TL087, TL088, and TL287 are
obsolete and are no longer supplied.
SLOS082B – MARCH 1979 REVISED – JULY 2004
D Low Input Offset Voltage . . . 0.5 mV Max
D Low Power Consumption
D Wide Common-Mode and Differential
D
D
Voltage Ranges
Low Input Bias and Offset Currents
High Input Impedance . . . JFET-Input Stage
D
D
D
D
Internal Frequency Compensation
Latch-Up-Free Operation
High Slew Rate . . . 18 V/µs Typ
Low Total Harmonic Distortion
0.003% Typ
TL087, TL088
D, JG, OR P PACKAGE
(TOP VIEW)
OFFSET N1
IN −
IN+
VCC −
1
8
2
7
3
6
4
5
TL088M
U PACKAGE
(TOP VIEW)
NC
VCC+
OUT
OFFSET N2
NC
OFFSET N1
IN −
IN+
VCC −
TL287, TL288
JG OR P PACKAGE
(TOP VIEW)
1OUT
1IN −
1IN+
VCC −
1
8
2
7
3
6
4
5
1
10
2
9
3
8
4
7
5
6
NC
NC
VCC+
OUT
OFFSET N2
TL288M
U PACKAGE
(TOP VIEW)
VCC +
2OUT
2IN −
2IN+
NC
1OUT
1IN −
1IN+
VCC −
NC − No internal connection
1
10
2
9
3
8
4
7
5
6
NC
VCC +
2OUT
2IN −
2IN+
description/ordering information
These JFET-input operational amplifiers incorporate well-matched high-voltage JFET and bipolar transistors
in a monolithic integrated circuit. They feature low input offset voltage, high slew rate, low input bias and offset
currents, and low temperature coefficient of input offset voltage. Offset-voltage adjustment is provided for the
TL087 and TL088.
The C-suffix devices are characterized for operation from 0°C to 70°C, and the I-suffix devices are characterized
for operation from −40°C to 85°C. The M-suffix devices are characterized for operation over the full military
temperature range of −55°C to 125°C.
ORDERING INFORMATION
TA
TYPE
VIO MAX
AT 255C
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
0°C to 70°C
Dual
1 mV
PDIP (P)
Tube of 50
TL288CP
TL288CP
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  2004, Texas Instruments Incorporated
!"# $"%&! '#(
'"! ! $#!! $# )# # #* "#
'' +,( '"! $!#- '# #!#&, !&"'#
#- && $##(
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
The TL087, TL088, and TL287 are
obsolete and are no longer supplied.
SLOS082B – MARCH 1979 REVISED – JULY 2004
symbol (each amplifier)
IN +
+
IN −
−
OUT
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
TL088M
TL288M
TL087I
TL088I
TL287I
TL288I
TL087C
TL088C
TL287C
TL288C
UNIT
Supply voltage, VCC + (see Note 1)
18
18
18
V
Supply voltage, VCC − (see Note 1)
−18
−18
−18
V
Differential input voltage (see Note 2)
± 30
± 30
± 30
V
Input voltage (see Notes 1 and 3)
± 15
± 15
± 15
V
±1
±1
±1
mA
± 80
± 80
± 80
mA
Input current, II (each Input)
Output current, IO (each output)
Total VCC + terminal current
160
160
160
mA
Total VCC− terminal current
−160
−160
−160
mA
Unlimited
Unlimited
Duration of output short circuit (see Note 4)
Unlimited
Continuous total dissipation
See Dissipation Rating Table
150
150
°C
85
85
°C/W
300
300
300
°C
−65 to 150
−65 to 150
−65 to 150
°C
Maximum junction temperature, TJ
Package thermal impedance, qJA (see Notes 5 and 6)
P package
Lead temperature 1,6 mm (1/16 inch) from case for 60
seconds
JG or U package
Storage temperature range, Tstg
NOTES: 1.
2.
3.
4.
5.
6.
7.
8.
9.
All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC−.
Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the
dissipation rating is not exceeded.
Maximum power dissipation is a function of TJ(max), qJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/qJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
The package thermal impedance is calculated in accordance with JESD 51-7.
The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the
dissipation rating is not exceeded.
Maximum power dissipation is a function of TJ(max), qJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/qJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
The package thermal impedance is calculated in accordance with JESD 51-7.
DISSIPATION RATING TABLE
2
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
TA = 125°C
POWER RATING
JG
1050 mW
8.4 mW/°C
672 mW
546 mW
210 mW
U
675 mW
5.4 mW/°C
432 mW
351 mW
135 mW
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
The TL087, TL088, and TL287 are
obsolete and are no longer supplied.
SLOS082B – MARCH 1979 REVISED – JULY 2004
recommended operating conditions
VCC
Supply voltage
VIC
Common-mode input voltage
VCC ± = ± 5 V
VCC ± = ± 15 V
VI
Input voltage
VCC ± = ± 5 V
VCC ± = ± 15 V
TA
Operating free-air temperature
C-SUFFIX
I-SUFFIX
M-SUFFIX
MIN
MAX
MIN
MAX
MIN
MAX
±5
±5
±5
±5
±5
± 15
−1
4
−1
4
−1
4
−11
11
−11
11
−11
11
−1
4
−1
4
−1
4
−11
11
−11
11
−11
11
0
70
−40
85
−55
125
UNIT
V
V
V
°C
operating characteristics VCC = ±15 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TL088M, TL288M
MIN
MAX
UNIT
MIN
TYP
MAX
8
18
V/µs
VI = 10 V,
CL = 100 pF,
RL = 2 kΩ,
VI = 20 mV,
CL = 100 pF,
RL = 2 kΩ,
55
55
ns
Overshoot factor
AVD = 1
25
25
%
Equivalent input noise voltage
RS = 100 Ω,
f = 1 kHz
19
19
nV/√Hz
SR
Slew rate at unity gain
tr
Rise time
Vn
TYP
TL087I, TL087C
TL088I, TL088C
AVD = 1
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
18
3
4
Common-mode input
voltage range
Maximum-peak-to-peak
output voltage swing
IIB
VICR
VO(PP)
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Supply voltage rejection
ratio (∆VCC ±/∆VIO)
kSVR
20
VO = ± 10 V,
ICC
Supply current
(per amplifier)
No load,
VO = 0 V,
VCC ± = ± 9 V to ± 15 V,
TA = 25°C
RS = 50 Ω,
80
80
25
50
24
99
93
3
1012
105
to
(VCC +) − 4
24
27
RL ≥ 2 kΩ
VO = ± 10 V,
30
5
10
0.1
TYP
TL088M
TL288M
(VCC −) + 4
MIN
RL ≥ 10 kΩ
RL = 10 kΩ
VO = 0 V,
VIC = VICR min, TA = 25°C
TA = 25°C
RS = 50 Ω,
TA = full range
TA = 25°C
TA = 25°C
RL ≥ 2 kΩ,
RL ≥ 2 kΩ,
TA = full range
TA = 25°C,
TA = 25°C
TA = 25°C
TA = full range
TA = 25°C
TA = full range
TA = 25°C to MAX
TL088, TL288
VO = 0,
TA = full range
RS = 50 Ω
Ω,
TL087, TL287
TL088, TL288
VO = 0
TA = 25°C
RS = 50 Ω,
TL087, TL287
RS = 50 Ω,
TEST CONDITIONS†
100
25
6
3
MAX
80
80
25
50
20
24
99
93
3
1012
105
to
(VCC +) − 4
24
27
30
5
8
0.1
0.1
TYP
(VCC −) + 4
MIN
TL087I
TL088I
TL287I
TL288I
20
200
3
100
3
2
1
0.5
MAX
80
80
25
50
20
24
99
93
3
1012
105
to
(VCC +) − 4
24
27
30
5
8
0.1
0.1
TYP
(VCC −) + 4
MIN
TL087C
TL088C
TL287C
TL288C
7
200
2
100
2.5
1.5
1
0.5
MAX
dB
dB
Ω
MHz
V/mV
V
V
nA
pA
nA
pA
µV/°C
mV
UNIT
VO = 0 V,
26
2.8
2.6
2.8
2.6
2.8
mA
TA = 25°C
† All characteristics are measured under open−loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for TA is −55°C to 125°C for TL_88M;
−40°C to 85°C for TL_8_I; and 0°C to 70°C for TL_8_C.
‡ Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain
the junction temperature as close to the ambient temperature as possible.
Common−mode rejection
ratio
Input resistance
Unity-gain bandwidth
voltage amplification
CMRR
B1
ri
AVD
Input bias current‡
Large-signal differential
Input offset current
Temperature coefficient
of input offset voltage
αVIO
IIO
Input offset voltage
VIO
PARAMETER
electrical characteristics, VCC ± = ± 15 V
...
.
.
SLOS082B − MARCH 1979 − REVISED − JULY 2004
SLOS082B – MARCH 1979 – REVISED – JULY 2004
PARAMETER MEASUREMENT INFORMATION
VCC +
+
−
VI
Overshoot
VO
VCC −
CL
90%
RL
(see Note A)
10%
tr − Rise Time
NOTE A: CL includes fixture capacitance.
Figure 1. Slew Rate, Rise/Fall Time,
and Overshoot Test Circuit
Figure 2. Rise Time and Overshoot
Waveform
10 kΩ
VCC +
VI
VCC +
+
−
RS
100
+
−
10 kΩ
VCC −
CL
(see Note A)
VO
VCC −
RS
VO
RL
NOTE A: CL includes fixture capacitance.
Figure 3. Noise Voltage Test Circuit
Figure 4. Unity-Gain Brandwidth and
Phase Margin Test Circuit
Ground Shield
VCC +
+
−
VCC −
pA
pA
Figure 5. Input Bias and Offset
Current Test Circuit
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SLOS082B – MARCH 1979 – REVISED – JULY 2004
typical values
Typical values as presented in this data sheet represent the median (50% point) of device parametric
performance.
input bias and offset current
At the picoamp bias current level typical of these JFET operational amplifiers, accurate measurement of the bias
current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can
easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments
uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied, but
with no device in the socket. The device then is inserted in the socket and a second test that measures both
the socket leakage and the device input bias current is performed. The two measurements then are subtracted
algebraically to determine the bias current of the device.
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS
table of graphs
FIGURE
αVIO
IIO
Temperature coefficient of input offset voltage
Distribution
Input offset current
vs Temperature
8
IIB
Input bias current
vs VIC
vs Temperature
9
8
VI
Common-mode input voltage range limits
vs VCC
vs Temperature
10
11
Differential input voltage
vs Output voltage
12
VOM
Maximum peak output voltage swing
vs VCC
vs Output current
vs Frequency
vs Temperature
13
17
14, 15, 16
18
AVD
Differential voltage amplification
vs RL
vs Frequency
vs Temperature
19
20
21
Output impedance
vs Frequency
24
CMRR
Common-mode rejection ratio
vs Frequency
vs Temperature
22
23
kSVR
Supply-voltage rejection ratio
vs Temperature
25
IOS
Short-circuit output current
vs VCC
vs Time
vs Temperature
26
27
28
ICC
Supply current
vs VCC
vs Temperature
29
30
SR
Slew rate
vs RL
vs Temperature
31
32
Overshoot factor
vs CL
33
Equivalent input noise voltage
vs Frequency
34
Total harmonic distortion
vs Frequency
35
B1
Unity-gain bandwidth
vs VCC
vs Temperature
36
37
φm
Phase margin
vs VCC
vs CL
vs Temperature
38
39
40
Phase shift
vs Frequency
20
Pulse response
Small-signal
Large-signal
41
42
VID
zo
Vn
THD
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
6, 7
7
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
DISTRIBUTION OF TL288
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
DISTRIBUTION OF TL088
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
20
20
Percentage of Amplifiers − %
Percentage of Units − %
16
120 Units Tested From 2 Wafer Lots
VCC ± = ± 15 V
TA = 25°C to 125°C
P Package
12
8
15
172 Amplifiers Tested From 2 Wafer Lots
VCC ± = ± 15 V
TA = 25°C to 125°C
P Package
One unit at − 34.6 µV/°C
10
5
4
0
−25 −20 −15 −10 −5
0
5
10
15
20
0
−30
25
αVIO − Temperature Coefficient − µV/°C
30
−20
−10
0
10
20
αVIO − Temperature Coefficient − µV/°C
Figure 6
Figure 7
INPUT BIAS CURRENT AND
INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
100
10
VCC ± = ± 15 V
VO = 0
VIC = 0
10
VCC ± = ± 15 V
TA = 25°C
IIB
I IB − Input Bias Current − nA
IIIB
IIO − Bias and Offset Currents − nA
IB and IIO
INPUT BIAS CURRENT
vs
COMMON-MODE INPUT VOLTAGE
I IB
1
IIO
0.1
5
0
−5
0.01
0.001
25
45
65
85
105
125
−10
−15
−10
TA − Free-Air Temperature − °C
−5
0
5
10
VIC − Common-Mode Input Voltage − V
Figure 8
Figure 9
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
COMMON-MODE
INPUT VOLTAGE RANGE LIMITS
vs
SUPPLY VOLTAGE
COMMON-MODE
INPUT VOLTAGE RANGE LIMITS
vs
FREE-AIR TEMPERATURE
20
TA = 25°C
VIC − Common-Mode Input Voltqge − V
VIC
VIC − Common-Mode Input Voltqge − V
VIC
16
12
8
Positive Limit
4
0
Negative Limit
−4
ÁÁ
ÁÁ
ÁÁ
ÁÁ
−8
−12
2
4
6
8
10
12
14
Positive Limit
10
5
0
−5
−10
16
−50
−25
Figure 10
VCC ± = ± 15 V
TA = 25°C
VOM
VOM − Maximum Peak Output Voltage − V
V
VO
O − Output Voltage − V
75
100
125
16
10
5
0
−15
−400
50
MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE
15
−10
25
Figure 11
OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE
ÁÁ
ÁÁ
0
TA − Free-Air Temperature − °C
|VCC ±| − Supply Voltage − V
−5
ÎÎÎÎÎ
ÎÎÎÎÎ
Negative Limit
−15
−20
−75
−16
0
VCC ± = ± 15 V
15
RL = 600 Ω
RL = 1 kΩ
RL = 2 kΩ
RL = 10 kΩ
ÁÁ
ÁÁ
ÁÁ
−200
0
200
VID − Differential Input Voltage − µV
400
VOM +
TA = 25°C
12
RL = 10 kΩ
8
RL = 2 kΩ
4
0
−4
RL = 2 kΩ
−8
RL = 10 kΩ
−12
VOM −
−16
0
2
Figure 12
4
6
8
10
12
|VCC ±| − Supply Voltage − V
14
16
Figure 13
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY
ÁÁ
ÁÁ
ÁÁ
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
30
RL = 2 kΩ
VCC ± = ± 15 V
25
VVOPP
O(PP) − Maximum Peak-to-Peak Output Voltage − V
VVOPP
O(PP) − Maximum Peak-to-Peak Output Voltage − V
MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY
20
15
TA = 125°C
10
VCC± = ± 5 V
TA = − 55°C
5
0
10 k
100 k
1M
f − Frequency − Hz
10 M
ÁÁ
ÁÁ
ÁÁ
30
25
20
15
10
VCC ± = ± 5 V
5
0
10 k
100 k
MAXIMUM PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT
VCC ± = ± 15 V
15
10
ÁÁÁ
ÁÁÁ
ÁÁÁ
5
ÎÎÎÎÎ
0
10 k
VCC ± = ± 5 V
100 k
1M
f − Frequency − Hz
10 M
VOM
VOM − Maximum Peak Output Voltage − V
VVOPP
O(PP) − Maximum Peak-to-Peak Output Voltage − V
ÁÁÁÁ
ÁÁÁÁ
ÎÎÎÎÎ
ÎÎÎÎÎ
16
RL = 10 kΩ
TA = 25°C
20
ÁÁ
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
VCC ± = ± 15 V
TA = 25°C
14
12
ÎÎÎ
ÎÎÎ
10
ÎÎÎ
VOM +
VOM −
8
6
4
2
0
0
5
Figure 16
10
15 20 25 30 35 40
|IO| − Output Current − mA
Figure 17
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
10
10 M
Figure 15
MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY
25
1M
f − Frequency − Hz
Figure 14
30
RL = 2 kΩ
TA = 25°C
VCC ± = ± 15 V
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
45
50
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
LARGE-SIGNAL VOLTAGE AMPLIFICATION
vs
LOAD RESISTANCE
VOM
VOM − Maximum Peak Output Voltage − V
16
12
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
RL = 10 kΩ
VOM +
8
A
AVD
VD − Differential Voltage Amplification − V/m V
MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
RL = 2 kΩ
4
VCC ± = ± 15 V
0
−4
ÁÁ
ÁÁ
ÁÁ
RL = 2 kΩ
−12
−16
−75
RL = 10 kΩ
−50
−25
0
25
50
75
100
VO = ± 1 V
TA = 25°C
200
VCC ± = ± 15 V
150
VCC ± = ± 5 V
100
ÁÁ
ÁÁ
ÁÁ
−8
VOM −
250
50
0
0.4
125
TA − Free-Air Temperature − °C
1
Figure 18
AVD
103
0°
30°
60°
102
90°
Phase Shift
101
120°
1
150°
0.1
180°
ÁÁ
ÁÁ
ÁÁ
10
100
1k
10 k
100 k
f − Frequency − Hz
1M
10 M
AAVD
VD − Differential Voltage Amplification − V/mV
104
40
100
LARGE-SIGNAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE
Phase Shift
AAVD
VD − Differential Voltage Amplification
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
VCC ± = ± 15 V
RL = 2 kΩ
CL = 25 pF
TA = 25°C
105
10
Figure 19
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY
106
4
RL − Load Resistance − kΩ
1000
ÎÎÎÎÎ
ÎÎÎÎÎ
400
VCC ± = ± 15 V
VO = ± 10 V
RL = 10 kΩ
100
RL = 2 kΩ
40
ÁÁ
ÁÁ
10
−75
−50
Figure 20
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
125
Figure 21
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
COMMON-MODE REJECTION RATIO
vs
FREQUENCY
COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE
100
CMRR − Common-Mode Rejection Ratio − dB
CMRR − Common-Mode Rejection Ratio − dB
100
VCC ± = ± 15 V
TA = 25°C
90
80
70
60
50
40
30
20
10
0
10
100
1k
10 k
100 k
f − Frequency − Hz
1M
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
VIC = VICR min
95
VCC ± = ± 15 V
90
85
VCC ± = ± 5 V
80
75
70
−75
10 M
−50
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
Figure 22
Figure 23
OUTPUT IMPEDANCE
vs
FREQUENCY
SUPPLY-VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE
110
zz0
o − Output Inppedance − Ω
kSVR
kSVR − Supply-Voltage Rejection Ratio − dB
100
ÁÁ
ÁÁ
AVD = 100
10
AVD = 10
ÁÁ
ÁÁ
1
0.1
1k
AVD = 1
VCC ± = ± 15 V
TA = 25°C
ro (open loop) ≈ 250 Ω
10 k
100 k
1M
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
VCC± = ± 5 V to ± 15 V
106
102
98
94
90
−75
−50
f − Frequency − Hz
−25
0
25
50
75
TA − Free-Air Temperature − °C
Figure 24
Figure 25
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
12
125
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
100
125
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE
SHORT-CIRCUIT OUTPUT CURRENT
vs
TIME
60
VO = 0
TA = 25°C
40
IIOS
OS − Short-Circuit Output Current − mA
IIOS
OS − Short-Circuit Output Current − mA
60
VID = 1 V
20
0
−20
ÁÁ
ÁÁ
ÁÁ
ÁÁ
VID = − 1 V
−40
−60
0
2
4
6
8
10
12
|VCC ±| − Supply Voltage − V
14
VID = 1 V
40
20
0
−20
VID = −1 V
−40
−60
0
16
VCC ± = ± 15 V
TA = 25°C
10
Figure 26
20
30
40
Time − Seconds
50
60
Figure 27
SHORT-CIRCUIT OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE
IIOS
OS − Short-Circuit Output Current − mA
60
VCC ± = ± 15 V
VID = 1 V
40
VCC ± = ± 5 V
20
VID = 1 V
0
VCC ± = ± 5 V
−20
ÁÁ
ÁÁ
VID = − 1 V
VCC ± = ± 15 V
−40
−60
−75
VID = − 1 V
VO = 0
−50
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
125
Figure 28
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE
3
3
2.5
2.5
IICC
CC − Supply Current − mA
IICC
CC − Supply Current − mA
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
TA = 25°C
TA = − 55°C
2
TA = 125°C
1.5
ÁÁ
ÁÁ
VCC ± = ± 15 V
2
VCC ± = ± 5 V
1.5
ÁÁ
ÁÁ
1
0.5
1
0.5
VO = 0
No Load
VO = 0
No Load
0
0
2
4
6
8
10
12
|VCC ±| − Supply Voltage − V
0
−75
16
14
−50
−25
0
Figure 29
75
100
30
SR +
SR +
25
SR −
20
15
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
10
VCC ± = ± 15 V
CL = 100 pF
TA = 25°C
See Figure 1
0
1
4
10
RL − Load Resistance − kΩ
40
100
SR − Slew Rate − V/sµ s
25
5
20
SR −
15
10
VCC ± = ± 15 V
RL = 2 kΩ
CL = 100 pF
See Figure 1
5
0
−75
−50
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
Figure 31
Figure 32
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
14
125
SLEW RATE
vs
FREE-AIR TEMPERATURE
30
SR − Slew Rate − V/sµ s
50
Figure 30
SLEW RATE
vs
LOAD RESISTANCE
0.4
25
TA − Free-Air Temperature − °C
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
125
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
OVERSHOOT FACTOR
vs
LOAD CAPACITANCE
ÁÁ
ÁÁ
ÁÁ
ÁÁ
50
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
Vn
V n − Equivalent Input Noise Voltage − nV/Hz
nV/ Hz
100
40
Overshoot Factor − %
EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY
VCC ± = ± 5 V
30
VCC ± = ± 15 V
20
VI(PP) = ± 10 mV
RL = 2 kΩ
TA = 25°C
See Figure 1
10
VCC ± = ± 15 V
RS = 100 Ω
TA = 25°C
See Figure 3
70
50
40
30
20
10
0
0
50
100
150
200
250
10
300
100
CL − Load Capacitance − pF
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
3.2
B1 − Unity-Gain Bandwidth − MHz
B1
THD − Total Harmonic Distortion − %
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE
VCC ± = ± 15 V
AVD = 1
VO(rms) = 6 V
TA = 25°C
0.01
0.001
100
100 k
Figure 34
TOTAL HARMONIC DISTORTION
vs
FREQUENCY
0.1
10 k
f − Frequency − Hz
Figure 33
1
1k
3.1
3
2.9
VI = 10 mV
RL = 2 kΩ
CL = 25 pF
TA = 25°C
See Figure 4
2.8
2.7
1k
10 k
100 k
0
2
f − Frequency − Hz
4
6
8
10
12
14
16
|VCC ±| − Supply Voltage − V
Figure 35
Figure 36
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS†
PHASE MARGIN
vs
SUPPLY VOLTAGE
UNITY-GAIN BANDWIDTH
vs
FREE-AIR TEMPERATURE
65°
4
B1 − Unity-Gain Bandwidth − MHz
B1
VCC ± = ± 15 V
63°
φm
m − Phase Margin
3
VCC ± = ± 5 V
2
1
0
−75
61°
ÁÁ
ÁÁ
VI = 10 mV
RL = 2 kΩ
CL = 25 pF
See Figure 4
59°
VI = 10 mV
RL = 2 kΩ
CL = 25 pF
TA = 25°C
See Figure 4
57°
55°
−50
−25
0
25
50
75
100
0
125
2
4
TA − Free-Air Temperature − °C
6
10
12
14
Figure 38
PHASE MARGIN
vs
LOAD CAPACITANCE
PHASE MARGIN
vs
FREE-AIR TEMPERATURE
70°
65°
VI = 10 mV
RL = 2 kΩ
TA = 25°C
See Figure 4
63°
φm
m − Phase Margin
65°
60°
VCC ± = ± 15 V
55°
ÁÁ
ÁÁ
ÁÁ
ÁÁ
VCC ± = ± 5 V
50°
VCC ± = ± 15 V
61°
VCC ± = ± 5 V
59°
VI = 10 mV
RL = 2 kΩ
CL = 25 pF
See Figure 4
57°
45°
40°
0
10
20
30
40
50
60
70
80
90
100
CL − Load Capacitance − pF
55°
−75
−50
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
Figure 39
Figure 40
† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.
16
16
|VCC ±| − Supply Voltage − V
Figure 37
φm
m − Phase Margin
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
125
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL CHARACTERISTICS
VOLTAGE-FOLLOWER
LARGE-SIGNAL
PULSE RESPONSE
16
8
12
6
8
4
4
VO
VO − Output Voltage − mV
VO
VO − Output Voltage − mV
VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE
VCC ± = ± 15 V
RL = 2 kΩ
CL = 100 pF
TA = 25°C
See Figure 1
0
ÁÁ
ÁÁ
2
VCC ± = ± 15 V
RL = 2 kΩ
CL = 100 pF
TA = 25°C
See Figure 1
0
ÁÁ
ÁÁ
−4
−8
−2
−4
−6
−12
−8
−16
0
0.2
0.4
0.6
0.8
1.0
0
1.2
1
2
3
4
5
6
t − Time − µs
t − Time − µs
Figure 41
Figure 42
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL APPLICATION DATA
output characteristics
All operating characteristics are specified with 100-pF load capacitance. These amplifiers will drive higher
capacitive loads; however, as the load capacitance increases, the resulting response pole occurs at lower
frequencies, causing ringing, peaking, or even oscillation. The value of the load capacitance at which oscillation
occurs varies with production lots. If an application appears to be sensitive to oscillation due to load capacitance,
adding a small resistance in series with the load should alleviate the problem. Capacitive loads of 1000 pF, and
larger, may be driven if enough resistance is added in series with the output (see Figure 43).
(a) CL = 100 pF, R = 0
(b) CL = 300 pF, R = 0
(c) CL = 350 pF, R = 0
(d) CL = 1000 pF, R = 0
(e) CL = 1000 pF, R = 50 Ω
(f) CL = 1000 pF, R = 2 kΩ
Figure 43. Effect of Capacitive Loads
15 V
−
R
5V
+
−5 V
VO
−15 V
CL
(see Note A)
2 kΩ
NOTE A: CL includes fixture capacitance
Figure 44. Test Circuit for Output Characteristics
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLOS082B – MARCH 1979 – REVISED – JULY 2004
TYPICAL APPLICATION DATA
input characteristics
These amplifiers are specified with a minimum and a maximum input voltage that, if exceeded at either input,
could cause the device to malfunction.
Because of the extremely high input impedance and resulting low bias current requirements, these amplifiers
are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets
easily can exceed bias current requirements and cause degradation in system performance. It is good practice
to include guard rings around inputs (see Figure 45). These guards should be driven from a low-impedance
source at the same voltage level as the common-mode input.
+
−
VO
+
(a) NONINVERTING AMPLIFIER
VI
(b) INVERTING AMPLIFIER
+
VI
−
VO
−
VI
VO
(c) UNITY−GAIN AMPLIFIER
Figure 45. Use of Guard Rings
noise performance
The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage
diflferential amplifier. The low input bias current requirements of these amplifiers result in a very low current
noise. This feature makes the devices especially favorable over bipolar devices when using values of circuit
impedance greater than 50 kΩ.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
PACKAGE OPTION ADDENDUM
www.ti.com
9-Feb-2007
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
TL288CP
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
TL288CPE4
ACTIVE
PDIP
P
8
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
MECHANICAL DATA
MPDI001A – JANUARY 1995 – REVISED JUNE 1999
P (R-PDIP-T8)
PLASTIC DUAL-IN-LINE
0.400 (10,60)
0.355 (9,02)
8
5
0.260 (6,60)
0.240 (6,10)
1
4
0.070 (1,78) MAX
0.325 (8,26)
0.300 (7,62)
0.020 (0,51) MIN
0.015 (0,38)
Gage Plane
0.200 (5,08) MAX
Seating Plane
0.010 (0,25) NOM
0.125 (3,18) MIN
0.100 (2,54)
0.021 (0,53)
0.015 (0,38)
0.430 (10,92)
MAX
0.010 (0,25) M
4040082/D 05/98
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001
For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to
discontinue any product or service without notice. Customers should obtain the latest relevant information
before placing orders and should verify that such information is current and complete. All products are sold
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent
TI deems necessary to support this warranty. Except where mandated by government requirements, testing
of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible
for their products and applications using TI components. To minimize the risks associated with customer
products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent
right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine,
or process in which TI products or services are used. Information published by TI regarding third-party
products or services does not constitute a license from TI to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or
other intellectual property of the third party, or a license from TI under the patents or other intellectual
property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices.
Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not
responsible or liable for such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for
that product or service voids all express and any implied warranties for the associated TI product or service
and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Low Power Wireless
www.ti.com/lpw
Telephony
www.ti.com/telephony
Mailing Address:
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated