AKM AKD4118A

[AK4118A]
AK4118A
High Feature 192kHz 24bit Digital Audio I/F Transceiver
GENERAL DESCRIPTION
The AK4118A is a digital audio transceiver supporting 192kHz, 24bits. The channel status decoder
supports both consumer and professional modes. The AK4118A can automatically detect a Non-PCM
bit stream. When combined with the multi channel codec (AK4626A or AK4628A), the two chips provide
a system solution for AC-3 applications. The dedicated pins or a serial µP I/F can control the mode
setting. The small package, 48pin LQFP saves the system space.
*AC-3 is a trademark of Dolby Laboratories.
FEATURES
† AES3, IEC60958, S/PDIF, EIAJ CP1201 Compatible
† Low jitter Analog PLL
† PLL Lock Range: 8kHz ∼ 192kHz
† Clock Source: PLL or X'tal
† 8-channel Receiver input
† 2-channel Transmission output (Through output or DIT)
† Auxiliary digital input
† De-emphasis for 32kHz, 44.1kHz, 48kHz and 96kHz
† Detection Functions
• Non-PCM Bit Stream Detection
• DTS-CD Bit Stream Detection
• Sampling Frequency Detection
(32kHz, 44.1kHz, 48kHz, 88.2kHz, 96kHz, 176.4kHz, 192kHz)
• Unlock & Parity Error Detection
• Validity Flag Detection
• DAT Start ID Detection
† Up to 24bit Audio Data Format
† Audio I/F: Master or Slave Mode
† 42-bit Channel Status Buffer
† Burst Preamble bit Pc and Pd Buffer for Non-PCM bit stream
† Q-subcode Buffer for CD bit stream
† Serial µP I/F (I2C, SPI)
† Two Master Clock Outputs: 64fs/128fs/256fs/512fs
† Operating Voltage: 2.7 to 3.6V with 5V tolerance
† 8GPIO Port
† RX Data Input Detection
† Small Package: 48pin LQFP
† Ta: -10 to 70°C
MS1130-E-02
2009/12
-1-
[AK4118A]
■ Block Diagram
AVSS AVD D
R
XTI
XTO
RX0
X'tal
Clock
RX1
RX2
8 to 3
RX3
RX4
Input
RX5
Oscillator
Recovery
Clo ck
MCKO1
Generato r
MCKO2
Selector
DEM
RX6
DAIF
RX7
Audio
Deco der
I/F
LRCK
BICK
SDTO
TX0
DAUX
TX1
PD N
DIT
CSN
DVDD
DVSS
AC-3/M PEG
TVDD
Dete ct
VIN
B,C,U,VOUT
Error &
Q-subco de
STATUS
Detect
bu ffer
GP0,1,2 ,3,4,5,6,7 INT0
µP I/F
CCLK
CDTO
C DTI
P/S=”L” IIC
INT1
Serial Control Mode
AVSS AVD D
RX0
RX1
RX2
R
XTI
XTO
X'tal
4 to 2
Clock
Input
Selector
Oscillator
Recovery
RX3
IPS0
Clo ck
MCKO1
Generato r
MCKO2
DEM
DIF0
DIF1
DAIF
DIF2
Deco der
Audio
I/F
LRCK
BICK
SDTO
TX0
DAUX
TX1
DIT
PD N
OCKS0
DVDD
AC-3/M PEG
DVSS
Dete ct
TVDD
VIN
B,C,U,VOUT
Error &
OCKS1
STATUS
Detect
CM0
INT0
INT1
CM1
P/S=”H” IPS1
Parallel Control Mode
MS1130-E-02
2009/12
-2-
[AK4118A]
Ordering Guide
AK4118AEQ
AKD4118A
INT0
OCKS0/CSN/CAD0
OCKS1/CCLK/SCL
CM1/CDTI/SDA
CM0/CDTO/CAD1
PDN
XTI
XTO
DAUX
MCKO2
BICK
SDTO
35
34
33
32
31
30
29
28
27
26
25
Pin Layout
IN T1
37
24
LRCK
AVDD
38
23
MCKO1
R
39
22
VSS2
VCOM
40
21
DVDD
20
VOUT/GP7
19
UOUT/GP6
18
COUT/GP5
VSS3
41
RX0
42
NC
43
AK4118AEQ
Top Vie w
RX1
44
17
BOUT/GP4
TEST1
45
16
TX1/ GP3
7
8
9
10
11
12
DIF2/RX7
IPS1/IIC
PSN
XTL0
XTL1
VIN/GP0
5
IPS0/RX4
6
TVD D
VSS1
13
DIF1/RX6
48
4
R X3
TEST2
GP1
2
TX0/GP2
14
3
15
47
NC
46
DIF0/RX5
RX2
VSS4
1
■
-10 ~ +70 °C
48pin LQFP (0.5mm pitch)
Evaluation Board for AK4118A
36
■
MS1130-E-02
2009/12
-3-
[AK4118A]
■ Compatibility with AK4118
1. Function and Characteristics
Function
Master Clock
AK4118A
The MCKO2 pin outputs “L” when
CM1-0 bit = “00”or “10” and UNLOCK
bit = “0”.
AK4118
The MCKO1 and MCKO2 pins output
“256fs, 128fs, 64fs” clock according to
OCKS1-0 bits setting, regardless of the
clock source.
S/PDIF Receiver
Time deviation Jitter typ; 100ps RMS
Cycle-to-Cycle Jitter typ; 50ps RMS
No descriptions about Jitter.
2. Register
Addr
28H
Bit
D6
AK4118A
1
AK4118
0
MS1130-E-02
2009/12
-4-
[AK4118A]
PIN/FUNCTION
No.
1
Pin Name
IPS0
RX4
I/O
I
I
2
NC
I
3
DIF0
RX5
I
I
4
TEST2
I
DIF1
RX6
VSS1
DIF2
RX7
IPS1
I
I
I
I
I
I
IIC
I
9
PSN
I
10
11
XTL0
XTL1
VIN
GP0
TVDD
GP1
TX0
GP2
5
6
7
8
12
13
14
15
16
17
18
19
20
21
22
23
24
I
I
I
I/O
I
I/O
O
I/O
TX1
O
GP3
I/O
BOUT
GP4
COUT
GP5
UOUT
GP6
VOUT
GP7
DVDD
VSS2
MCKO1
LRCK
O
I/O
O
I/O
O
I/O
O
I/O
I
I
O
I/O
Function
Input Channel Select 0 Pin in Parallel Mode
Receiver Channel 4 Pin in Serial Mode (Internal biased pin)
No Connect
No internal bonding. This pin should be connected to VSS3.
Audio Data Interface Format 0 Pin in Parallel Mode
Receiver Channel 5 Pin in Serial Mode (Internal biased pin)
TEST 2 pin
This pin should be connect to VSS3.
Audio Data Interface Format 1 Pin in Parallel Mode
Receiver Channel 6 Pin in Serial Mode (Internal biased pin)
Ground Pin
Audio Data Interface Format 2 Pin in Parallel Mode
Receiver Channel 7 Pin in Serial Mode (Internal biased pin)
Input Channel Select 1 Pin in Parallel Mode
IIC Select Pin in Serial Mode.
“L”: 4-wire Serial, “H”: IIC
Parallel/Serial Select Pin
“L”: Serial Mode, “H”: Parallel Mode
X’tal Frequency Select 0 Pin
X’tal Frequency Select 1 Pin
V-bit Input Pin for Transmitter Output
GPIO0 pin in Serial Mode
Input Buffer Power Supply Pin, DVDD ~5.5V
GPIO1 pin1in Serial Mode
Transmit Channel (Through Data) Output 0 Pin
GPIO2 pin in Serial Mode
When TX bit = “0”, Transmit Channel (Through Data) Output 1 Pin.
When TX bit = “1”, Transmit Channel (DAUX Data) Output Pin (Default). (TX
bit= “1”: Default)
GPIO3 pin in Serial Mode
Block-Start Output Pin for Receiver Input
“H” during first 40 flames.
GPIO4 pin in Serial Mode
C-bit Output Pin for Receiver Input
GPIO5 pin in Serial Mode
U-bit Output Pin for Receiver Input
GPIO6 pin in Serial Mode
V-bit Output Pin for Receiver Input
GPIO7 pin in Serial Mode
Digital Power Supply Pin, 2.7V ~ 3.6V
Ground Pin
Master Clock Output 1 Pin
Channel Clock Pin
MS1130-E-02
2009/12
-5-
[AK4118A]
PIN/FUNCTION (Continued)
No.
25
26
27
28
29
30
Pin Name
SDTO
BICK
MCKO2
DAUX
XTO
XTI
I/O
O
I/O
O
I
O
I
Function
Audio Serial Data Output Pin
Audio Serial Data Clock Pin
Master Clock Output 2 Pin
Auxiliary Audio Data Input Pin
X'tal Output Pin
X'tal Input Pin
Power-Down Mode Pin
31
PDN
I
When “L”, the AK4118A is powered-down, and all output pins go to “L” and
registers are initialized.
CM0
I
Master Clock Operation Mode 1 Pin in Parallel Mode
32
CDTO
O
Control Data Input Pin in Serial Mode, IIC= “L”.
CAD1
I
Control Data Pin in Serial Mode, IIC= “H”.
CM1
I
Master Clock Operation Mode 1 Pin in Parallel Mode
33
CDTI
I
Control Data Input Pin in Serial Mode, IIC= “L”.
SDA
I/O
Control Data Pin in Serial Mode, IIC= “H”.
OCKS1
I
Output Clock Select 1 Pin in Parallel Mode
34
CCLK
I
Control Data Clock Pin in Serial Mode, IIC= “L”
SCL
I
Control Data Clock Pin in Serial Mode, IIC= “H”
OCKS0
I
Output Clock Select 0 Pin in Parallel Mode
35
CSN
I
Chip Select Pin in Serial Mode, IIC=”L”.
CAD0
I
Chip Address 0 Pin in Serial Mode, IIC= “H”.
36
INT0
O
Interrupt 0 Pin
37
INT1
O
Interrupt 1 Pin
38
AVDD
I
Analog Power Supply Pin, 2.7V ~ 3.6V
External Resistor Pin
39
R
10kΩ +/-1% resistor should be connected to VSS3 externally.
Common Voltage Output Pin
40
VCOM
0.47µF capacitor should be connected to VSS3 externally.
41
VSS3
I
Ground Pin
Receiver Channel 0 Pin (Internal biased pin)
42
RX0
I
This channel is default in serial mode.
No Connect
43
NC
I
No internal bonding. This pin should be connected to VSS3.
44
RX1
I
Receiver Channel 1 Pin (Internal biased pin)
TEST 1 pin.
45
TEST1
I
This pin should be connected to VSS3.
46
RX2
I
Receiver Channel 2 Pin (Internal biased pin)
47
VSS4
I
Ground Pin
48
RX3
I
Receiver Channel 3 Pin (Internal biased pin)
Note 1. All input pins except internal biased pins (RX0-7 pins)should not be left floating.
MS1130-E-02
2009/12
-6-
[AK4118A]
ABSOLUTE MAXIMUM RATINGS
(VSS1-4=0V; Note 2, Note 3)
Parameter
Power Supplies:
Analog
Digital
Input Buffer
Symbol
AVDD
DVDD
TVDD
Input Current (Any pins except supplies)
IIN
Input Voltage (Except XTI pin)
VIN
Input Voltage (XTI pin)
VINX
Ambient Temperature (Power applied)
Ta
Storage Temperature
Tstg
Note 2. All voltages with respect to ground.
Note 3. VSS1-4 must be connected to the same ground.
min
-0.3
-0.3
-0.3
max
4.6
4.6
6.0
Units
V
V
V
-0.3
-0.3
-10
-65
±10
TVDD+0.3
DVDD+0.3
70
150
mA
V
V
°C
°C
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(VSS1-4=0V; Note 2)
Parameter
Symbol
min
typ
Power Supplies:
Analog
AVDD
2.7
3.3
Digital
DVDD
2.7
3.3
Input Buffer
TVDD
DVDD
5.0
Note 2. All voltages with respect to ground. There is no level shifter.
S/PDIF RECEIVER CHARACTERISTICS
(Ta=25°C; AVDD=DVDD=2.7~3.6V; TVDD=2.7~5.5V)
Parameter
Symbol
min
Input Resistance
Zin
Input Voltage
VTH
200
Input Hysteresis
VHY
Input Sample Frequency
fs
8
Time deviation Jitter (Note 4)
Cycle - to - Cycle Jitter (Note 4)
Note 4. AVDD=DVDD=3.3V, TVDD=5.0V, fs=48kHz
MS1130-E-02
typ
10
50
100
50
max
3.6
AVDD
5.5
Units
V
V
V
max
Units
kΩ
mVpp
mV
kHz
ps RMS
ps RMS
192
-
2009/12
-7-
[AK4118A]
DC CHARACTERISTICS
(Ta=25°C; AVDD=DVDD=2.7~3.6V; TVDD=2.7~5.5V; unless otherwise specified)
Parameter
Symbol
min
typ
max
Power Supply Current
Normal operation: PDN = “H”
(Note 5)
32
53
Power down:
PDN = “L”
(Note 6)
10
100
High-Level Input Voltage
VIH
70%DVDD
TVDD
Low-Level Input Voltage
VIL
VSS2-0.3
30%DVDD
VOH
DVDD-0.4
High-Level Output Voltage
(Iout=-400μA)
Low-Level Output Voltage
VOL
0.4
(Except SDA pin: Iout=400μA)
VOL
0.4
(
SDA pin: Iout= 3mA)
Input Leakage Current
Iin
± 10
Note 5. AVDD=DVDD=3.3V, TVDD=5.0V, CL=20pF, fs=192kHz, X'tal=24.576MHz, Clock Operation Mode 2,
OCKS1=1, OCKS0=1. AVDD=7mA (typ), DVDD=25mA (typ), TVDD=10μA (typ).
DVDD=36mA (typ) when the circuit of Figure 23 is attached to both TX0 and TX1 pins.
Note 6. RX inputs are open and all digital input pins are held DVDD or VSS2.
MS1130-E-02
Units
mA
μA
V
V
V
V
V
μA
2009/12
-8-
[AK4118A]
SWITCHING CHARACTERISTICS
(Ta=25°C; DVDD=AVDD2.7~3.6V, TVDD=2.7~5.5V; CL=20pF)
Parameter
Symbol
min
typ
Master Clock Timing
Crystal Resonator
Frequency
fXTAL
11.2896
External Clock
Frequency
(Note 7)
fECLK
8.192
Duty
dECLK
40
50
MCKO1 Output
Frequency
fMCK1
4.096
Duty
dMCK1
40
50
MCKO2 Output
Frequency
fMCK2
2.048
Duty
dMCK2
40
50
PLL Clock Recover Frequency (RX0-7)
Fpll
8
LRCK Frequency
fs
8
Duty Cycle
dLCK
45
Audio Interface Timing
Slave Mode
BICK Period
tBCK
80
BICK Pulse Width Low
tBCKL
30
Pulse Width High
tBCKH
30
tLRB
20
LRCK Edge to BICK “↑”
(Note 8)
tBLR
20
BICK “↑” to LRCK Edge
(Note 8)
tLRM
LRCK to SDTO (MSB)
tBSD
BICK “↓” to SDTO
tDXH
20
DAUX Hold Time
tDXS
20
DAUX Setup Time
Master Mode
BICK Frequency
fBCK
64fs
BICK Duty
dBCK
50
tMBLR
-20
BICK “↓” to LRCK
tBSD
-15
BICK “↓” to SDTO
tDXH
20
DAUX Hold Time
tDXS
20
DAUX Setup Time
Control Interface Timing (4-wire serial mode)
CCLK Period
tCCK
200
CCLK Pulse Width Low
tCCKL
80
Pulse Width High
tCCKH
80
CDTI Setup Time
tCDS
50
CDTI Hold Time
tCDH
50
CSN “H” Time
tCSW
150
tCSS
50
CSN “↓” to CCLK “↑”
tCSH
50
CCLK “↑” to CSN “↑”
tDCD
CDTO Delay
tCCZ
CSN “↑” to CDTO Hi-Z
Note 7. When fECLK=8.192MHz, sampling frequency detect function (page16) is disable.
Note 8. BICK rising edge must not occur at the same time as LRCK edge.
MS1130-E-02
max
Units
24.576
24.576
60
24.576
60
24.576
60
192
192
55
MHz
MHz
%
MHz
%
MHz
%
kHz
kHz
%
30
30
20
15
45
70
ns
ns
ns
ns
ns
ns
ns
ns
ns
Hz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2009/12
-9-
[AK4118A]
SWITCHING CHARACTERISTICS (Continued)
(Ta=25°C; DVDD=AVDD2.7~3.6V, TVDD=2.7~5.5V; CL=20pF)
Parameter
Symbol
min
typ
Control Interface Timing (I2C Bus mode):
SCL Clock Frequency
fSCL
Bus Free Time Between Transmissions
tBUF
1.3
Start Condition Hold Time
tHD:STA
0.6
(prior to first clock pulse)
Clock Low Time
tLOW
1.3
Clock High Time
tHIGH
0.6
Setup Time for Repeated Start Condition
tSU:STA
0.6
SDA Hold Time from SCL Falling
(Note 9)
tHD:DAT
0
SDA Setup Time from SCL Rising
tSU:DAT
100
Rise Time of Both SDA and SCL Lines
tR
Fall Time of Both SDA and SCL Lines
tF
Setup Time for Stop Condition
tSU:STO
0.6
Capacitive load on bus
Cb
Pulse Width of Spike Noise Suppressed by Input Filter
tSP
0
Reset Timing
PDN Pulse Width
tPW
150
Note 9. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.
Note 10. I2C-bus is a trademark of NXP B.V.
MS1130-E-02
max
Units
400
-
kHz
μs
μs
300
300
400
50
μs
μs
μs
μs
ns
ns
ns
μs
pF
ns
ns
2009/12
- 10 -
[AK4118A]
■ Timing Diagram
1/fECLK
VIH
XTI
VIL
tECLKH
tECLKL
dECLK = tECLKH x fECLK x 100
= tECLKL x fECLK x 100
1/fMCK1
MCKO1
50%DVDD
tMCKH1
tMCKL1
dMCK1 = tMCKH1 x fMCK1 x 100
= tMCKL1 x fMCK1 x 100
1/fMCK2
MCKO2
50%DVDD
tMCKH2
tMCKL2
dMCK2 = tMCKH2 x fMCK2 x 100
= tMCKL2 x fMCK2 x 100
1/fs
VIH
LRCK
VIL
tLRH
tLRL
dLCK = tLRH x fs x 100
= tLRL x fs x 100
Figure 1. Clock Timing
VIH
LRCK
VIL
tBCK
tBLR
tLRB
tBCKL
tBCKH
VIH
BICK
VIL
tLRM
tBSD
50%DVDD
SDTO
tDXS
tDXH
VIH
DAUX
VIL
Figure 2. Serial Interface Timing (Slave Mode)
MS1130-E-02
2009/12
- 11 -
[AK4118A]
LRCK
50%DVDD
tMBLR
50%DVDD
BICK
tBSD
50%DVDD
SDTO
tDXS
tDXH
VIH
DAUX
VIL
Figure 3. Serial Interface Timing (Master Mode)
VIH
CSN
VIL
tCSS
tCCK
tCCKL tCCKH
VIH
CCLK
VIL
tCDH
tCDS
CDTI
CDTO
C1
C0
R/W
A4
VIH
VIL
Hi-Z
Figure 4. WRITE/READ Command Input Timing in 4-wire serial mode
MS1130-E-02
2009/12
- 12 -
[AK4118A]
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
CDTI
VIL
D3
D2
D1
VIH
D0
VIL
Hi-Z
CDTO
Figure 5. WRITE Data Input Timing in 4-wire serial mode
VIH
CSN
VIL
VIH
CCLK
VIL
CDTI
A1
VIH
A0
VIL
tDCD
Hi-Z
CDTO
D7
D6
D5
50%DVDD
Figure 6. READ Data Output Timing 1 in 4-wire serial mode
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
VIL
VIH
CDTI
VIL
tCCZ
CDTO
D3
D2
D1
D0
50%DVDD
Figure 7. READ Data Input Timing 2 in 4-wire serial mode
MS1130-E-02
2009/12
- 13 -
[AK4118A]
VIH
SDA
VIL
tLOW
tBUF
tR
tHIGH
tF
tSP
VIH
SCL
VIL
tHD:STA
Stop
Start
tHD:DAT
tSU:DAT
tSU:STA
tSU:STO
Start
Stop
Figure 8. I2C Bus mode Timing
tPW
PDN
VIL
Figure 9. Power Down & Reset Timing
MS1130-E-02
2009/12
- 14 -
[AK4118A]
OPERATION OVERVIEW
■ Non-PCM (AC-3, MPEG, etc.) and DTS-CD Bitstream Detection
The AK4118A has a Non-PCM steam auto-detection function. When the 32bit mode Non-PCM preamble based on Dolby
“AC-3 Data Stream in IEC60958 Interface” is detected, the AUTO bit goes “1”. The 96bit sync code consists of 0x0000,
0x0000, 0x0000, 0x0000, 0xF872 and 0x4E1F. Detection of this pattern will set the AUTO bit “1”. Once the AUTO is set
“1”, it will remain “1” until 4096 frames pass through the chip without additional sync pattern being detected. When
those preambles are detected, the burst preambles Pc and Pd that follow those sync codes are stored to registers. The
AK4118A also has the DTS-CD bitstream auto-detection function. When AK4118A detects DTS-CD bitstreams, DTSCD
bit goes to “1”. When the next sync code does not come within 4096 flames, DTSCD bit goes to “0” until when
AK4118A detects the stream again. The AK4118A detects 14bit Sync Word and 16bit Sync Word of DTS-CD bitstream.
In Serial control mode this detect function can be ON/OFF by DTS14 bit and DTS16 bit.
■ 192kHz Clock Recovery
The integrated low jitter PLL has a wide lock range from 8kHz to 192kHz and the lock time is dependent on the sampling
frequency and FAST bit setting (Table 1). FAST bit is useful at lower sampling frequency and is fixed to “1” in parallel
control mode. In serial control mode, the AK4118A has a sampling frequency detection function (8kHz, 11.025kHz,
16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 64kHz, 88.2kHz, 96kHz, 176.4kHz, 192kHz) that uses either a clock
comparison against the X’tal oscillator or the channel status information from the setting of XTL1-0 bits. In parallel
control mode, the sampling frequency is detected by using the reference frequency, 24.576MHz. When the sampling
frequency is more than 64kHz, the FS96 pin goes to “H”. When the sampling frequency is less than 54kHz, the FS96 pin
goes to “L”. The PLL loses lock when the received sync interval is incorrect.
FAST bit
PLL Lock Time
0
(default)
≤ (15 ms + 384/fs)
1
≤ (15 ms + 1/fs)
Table 1. PLL Lock Time (fs: Sampling Frequency)
■ Master Clock
The AK4118A has two clock outputs, MCKO1 and MCKO2. The MCKO2 pin output mode is selected by XMCK bit.
1) XMCK bit = “0”
The AK4118A has two clock outputs, MCKO1 and MCKO2. These clocks are derived from either the recovered clock or
from the X'tal oscillator. The frequencies of the master clock outputs (MCKO1 and MCKO2) are set by OCKS0 and
OCKS1 as shown in Table 2. The 512fs clock will not output when 96kHz and 192kHz. The 256fs clock will not output
when 192kHz. The MCKO2 pin outputs “L” when PLL is the clock source.
No. OCKS1 OCKS0
MCKO1
MCKO2
X’tal
fs (max)
0
0
0
256fs
“L”
256fs
96 kHz
1
0
1
256fs
“L”
256fs
96 kHz
2
1
0
512fs
“L”
512fs
48 kHz
3
1
1
128fs
“L”
128fs
192 kHz
When CM1-0 bits = “00” or “10” and UNLOCK bit= “0”
Table 2. Master Clock Frequency Select (Stereo mode)
MS1130-E-02
(default)
2009/12
- 15 -
[AK4118A]
When X’tal signal is the clock source, the clock can be output from the MCKO1 and MCKo2 pins. (Table 3)
No. OCKS1 OCKS0
MCKO1
MCKO2
X’tal
0
0
256fs
256fs
256fs
0
0
1
256fs
128fs
256fs
1
1
0
512fs
256fs
512fs
2
1
1
128fs
64fs
128fs
3
When CM1-0 bits = “01”, “11” or “10” and UNLOCK bit= “1”
fs (max)
96 kHz
96 kHz
48 kHz
192 kHz
(default)
Table 3. Master Clock Frequency Select (Stereo mode)
2) XMCK bit = “1”
The MCKO2 pin outputs the input clock of the XTI pin regardless of OCKS1-0 bit settings. DIV bit can set the output
frequency. The MCKO1 pin outputs the clock according to the CM1-0 and OCKS1-0 bit settings.
XMCK bit
1
1
DIV bit MCKO2 Clock Source
MCKO2 Frequency
0
X’tal
x1
1
X’tal
x 1/2
Table 4. MCKO2 pin Output Frequency Setting
■ Clock Operation Mode
The CM0/CM1 pins (or bits) select the clock source and the data source of SDTO. In Mode 2, the clock source is
switched from PLL to X'tal when PLL goes unlock state. In Mode3, the clock source is fixed to X'tal, but PLL is also
operating and the recovered data such as C bits can be monitored. For Mode2 and Mode3, it is recommended that the
frequency of X’tal is different from the recovered frequency from PLL.
Mode
0
1
CM1
0
0
CM0
0
1
UNLOCK
0
1
-
PLL
ON
OFF
ON
ON
ON
X'tal
Clock source MCKO1
MCKO2 SDTO
(default)
ON(Note)
PLL
PLL
“L”
RX
ON
X'tal
X’tal
X'tal
DAUX
ON
PLL
PLL
“L”
RX
2
1
0
ON
X'tal
X’tal
X'tal
DAUX
3
1
1
ON
X'tal
X’tal
X'tal
DAUX
ON: Oscillation (Power-up), OFF: STOP (Power-Down)
Note: When the X’tal is not used as clock comparison for fs detection (i.e. XTL1/0 pins= “H”), the X’tal is off.
When the clock source is PLL in Mode 0 and Mode 2, the MCKO2 pin is fixed to “L”.
Table 5. Clock Operation Mode select
MS1130-E-02
2009/12
- 16 -
[AK4118A]
■ Clock Source
The clock for the XTI pin can be generated by the following methods:
1) X’tal
XTI
AK4118A
XTO
Figure 10. X’tal Mode
Note: External capacitance depends on the crystal oscillator (Max. 30pF)
2) External clock
XTI
External Clock
AK4118A
XTO
Figure 11. External clock mode
Note: Input clock must not exceed DVDD.
3) Fixed to the Clock Operation Mode 0
XTI
AK4118A
XTO
Figure 12. OFF Mode
MS1130-E-02
2009/12
- 17 -
[AK4118A]
■ Sampling Frequency and Pre-emphasis Detection
The AK4118A has two methods for detecting the sampling frequency as follows.
1. Clock comparison between recovered clock and X’tal oscillator
2. Sampling frequency information on channel status
Those could be selected by XTL1/0 pins. And the detected frequency is reported on FS3-0 and PEM bits.
XTL1
L
L
H
H
XTL0
L
H
L
H
X’tal Frequency
11.2896MHz
12.288MHz
24.576MHz
(Use channel status)
Table 6. Reference X’tal frequency
(default)
XTL1-0 bit ≠ “11”
Register output
fs
FS3
FS2
FS1
Clock comparison
(Note 11)
FS0
XTL1-0 bit = “11”
Consumer
mode
(Note 12)
Byte3
Bit3,2,1,0
0000
0001
0010
0011
0100
Professional mode
(Note 13)
Byte0
Bit7,6
01
Byte4
Bit6,5,4,3
0000
(Others)
10
0000
11
0000
00
1001
0
0
44.1kHz
0
0
44.1kHz ± 3%
0
0
0
1
Reserved
0
0
48kHz
1
0
48kHz ± 3%
0
0
32kHz
1
1
32kHz ± 3%
0
1
22.05kHz
0
0
22.05kHz ± 3%
0
1
0
1
11.025kHz
11.025kHz ± 3%
0
1
24kHz
0110
00
1
0
0001
24kHz ± 3%
0
1
1
1
16kHz
16kHz ± 3%
1
0
88.2kHz
1000
00
0
0
1010
88.2kHz ± 3%
1
0
0
1
8kHz
8kHz ± 3%
1
0
96kHz
1010
00
1
0
0010
96kHz ± 3%
1
0
1
1
64kHz
64kHz ± 3%
1
1
176.4kHz
1100
00
0
0
1011
176.4kHz ± 3%
1
1
192kHz
1110
00
1
0
0011
192kHz ± 3%
Note 11. At least ±3% frequency range is identified as the values in the Table 7. FS3-0 bits indicate nearer frequency for
the intermediate frequency of two values. When the frequency is over the range of 32kHz to 192kHz, FS3-0
bits may indicate “0001”.
Note 12. When consumer mode, Byte3 Bit3-0 are copied to FS3-0.
Note 13. In professional mode, FS3-0 bits are always “0001” except for the frequencies listed in the table.
Table 7. Sampling Frequency Information
The pre-emphasis information is detected and reported on PEM bit. This information is extracted from channel 1 at
default. It can be switched to channel 2 by CS12 bit in control register.
PEM
Pre-emphasis
Byte 0, Bits 3-5
0
OFF
≠ 0X100
1
ON
0X100
Table 8. PEM in Consumer Mode
PEM
Pre-emphasis
Byte 0, Bits 2-4
0
OFF
≠110
1
ON
110
Table 9. PEM in Professional Mode
MS1130-E-02
2009/12
- 18 -
[AK4118A]
■ De-emphasis Filter Control
The AK4118A has a digital de-emphasis filter (tc=50/15µs) which corresponds to four sampling frequencies (32kHz,
44.1kHz, 48kHz and 96kHz) by IIR filter. When DEAU bit=“1”, the de-emphasis filter is enabled automatically by
sampling frequency and pre-emphasis information in the channel status. The AK4118A is in this mode as default.
Therefore, in Parallel Mode, the AK4118A is always placed in this mode and the status bits in channel 1 control the
de-emphasis filter. In Serial Mode, DEM0/1 and DFS bits can control the de-emphasis filter when DEAU bit is “0”. The
internal de-emphasis filter is bypassed and the recovered data is output without any change if either pre-emphasis or
de-emphasis Mode is OFF.
PEM
1
1
1
1
1
0
FS3
0
0
0
1
FS2
0
0
0
0
x
x
FS1
0
1
1
1
FS0
0
0
1
0
x
x
(Others)
Mode
44.1kHz
48kHz
32kHz
96kHz
OFF
OFF
Table 10. De-emphasis Auto Control at DEAU = “1” (default)
PEM
1
1
1
1
1
1
1
1
0
DFS
0
0
0
0
1
1
1
1
x
DEM1
0
0
1
1
0
0
1
1
x
DEM0
0
1
0
1
0
1
0
1
x
Mode
44.1kHz
OFF
48kHz
32kHz
OFF
OFF
96kHz
OFF
OFF
(default)
Table 11. De-emphasis Manual Control at DEAU = “0”
■ System Reset and Power-Down
The AK4118A has a power-down mode for all circuits by the PDN pin, and can be partially powerd-down by PWN bit.
The RSTN bit initializes the register and resets the internal timing. In Parallel Mode, only the control by the PDN pin is
enabled. The AK4118A should be reset once by bringing the PDN pin = “L” upon power-up.
PDN Pin:
All analog and digital circuit are placed in the power-down and reset mode by bringing the PDN pin= “L”. All
the registers are initialized, and clocks are stopped. Reading/Witting to the register are disabled.
RSTN Bit (Address 00H; D0):
All the registers except PWN and RSTN are initialized by bringing RSTN bit = “0”. The internal timings are
also initialized. Writing to the register is not available except PWN and RSTN bits. Reading to the register is
disabled.
PWN Bit (Address 00H; D1):
The clock recovery part is initialized by bringing PWN bit = “0”. In this case, clocks are stopped. The registers
are not initialized and the mode settings are kept. Writing and Reading to the registers are enabled.
MS1130-E-02
2009/12
- 19 -
[AK4118A]
■ Biphase Input and Through Output
Eight receiver inputs (RX0-7) are available in Serial Control Mode. Each input includes amplifier corresponding to
unbalance mode and can accept the signal of 200mV or more. IPS2-0 selects the receiver channel. When BCUV bit = “1”,
the Block start signal, C bit and U bit can output from each pins. RXDE7-0 bits indicate the input signal status at the RX
pin. When the signal is input to the RX pin, RXDE bit = “1”.
IPS2
0
0
0
0
1
1
1
1
IPS1
0
0
1
1
0
0
1
1
IPS0
0
1
0
1
0
1
0
1
INPUT Data
RX0
RX1
RX2
RX3
RX4
RX5
RX6
RX7
(default)
Table 12. Recovery Data Select
B
1/4fs
COUT (or U,V)
C(R191)
C(L0)
C(R0)
C(L1)
C(L31)
C(R31) C(L32)
(Normal mode)
SDTO
R190
L191
R191
L0
R190
L191
R191
L0
L30
R30
L31
LRCK
2
(except I S)
LRCK
(I2S)
L30
R30
L31
(Mono mode)
SDTO
(except I2S)
LRCK
(except I2S)
LRCK
2
(I S)
Figure 13. B, C, U, V output timings
MS1130-E-02
2009/12
- 20 -
[AK4118A]
■ Biphase Output
The AK4118A outputs the data either through output (from DIR) or transmitted output (DIT; the data from DAUX is
transformed to IEC60958 format.) from TX1/0 pins. It is selected by DIT bit. The source of the data through output from
the TX0 pin is selected among RX0-8 by OPS00, 01 and 02 bits, and selected by OPS10, 11 and 12 bits for the TX1 pin
respectively. When the AK4118A outputs DAUX data, V bit is controlled by the VIN pin and first 5 bytes of C bit can be
controlled by CT39-CT0 bits in control registers (Figure 14). When bit0= “0”(consumer mode), bit20-23(Audio channel)
can not be controlled directly but can be controlled by CT20 bit. When the CT20 bit is “1”, the AK4118A outputs “1000”
at C20-23 for sub frame 1(left channel) and output “0100” at C20-23 for sub frame 2 (right channel) automatically. When
CT20 bit is “0”, the AK4118A outputs “0000”. U bits are controlled by UDIT bit as follows; When UDIT bit is “0”, U
bits are always “0”. When UDIT bit is “1”, the recovered U bits are used for DIT( DIR-DIT loop mode of U bit). This
mode is only available when PLL is locked in the master mode.
OPS02
0
0
0
0
1
1
1
1
OPS01
0
0
1
1
0
0
1
1
OPS00
0
1
0
1
0
1
0
1
Output Data
RX0
RX1
RX2
RX3
RX4
RX5
RX6
RX7
(default)
Table 13. Output Data Select for TX0
DIT
0
0
0
0
0
0
0
0
1
OPS12
0
0
0
0
1
1
1
1
x
OPS11
0
0
1
1
0
0
1
1
x
OPS10
0
1
0
1
0
1
0
1
x
Output Data
RX0
RX1
RX2
RX3
RX4
RX5
RX6
RX7
DAUX
(default)
(x: Don’t care)
Table 14. Output Data Select for TX1
(Normal mode)
(Mono mode)
LRCK
(except I2S)
LRCK
2
(I S)
DAUX
L0
R0
L1
R1
VIN
R191
L0
R0
L1
L0
R0
L191/R191
L1
R1
L0/R0
L1/R1
Figure 14. DAUX and VIN input timings
MS1130-E-02
2009/12
- 21 -
[AK4118A]
■ Double Sampling Frequency Mode
When MONO bit = “1”, the AK4118A outputs data in double speed according to “Single channel double sampling
frequency mode” of AES3. For example, when 192kHz mono data is transmitted or received, L/R channels of 96kHz
biphase data are used. In this case, one frame is 96kHz and LRCK frequency is 192kHz.
1) RX
When MONO bit = “1”, the AK4118A outputs mono data from SDTO as follows.
1 frame
Biphase (Image)
MONO = 1
A0
RX
A1
LRCK
(except IIS)
LRCK
(IIS)
A0
SDTO
A0
A1
A1
1 LRCK
Figure 15. MONO Mode (RX)
Lch
RX
AK4118A
SDTO
(Master)
MCKO
MCLK
BICK
LRCK
DAC
(AK4397)
SW
Rch
RX
S DTI
AK4118A
SDTO
(Slave)
Figure 16. MONO mode Connection Example (RX)
MS1130-E-02
2009/12
- 22 -
[AK4118A]
2) TX
When MONO bit = “1” and TLR bit = “0”, the AK4118A outputs Lch data through TX1 as biphase signal. When
MONO bit = “1” and TLR bit = “1”, then Rch data is output.
1 LRCK
LRCK
(except IIS)
LRCK
(IIS)
Serial Data
A0
DAUX
B0
A1
B1
MONO = 1, TLR=0
Biphase (Image)
TX
A0
A1
TX
B0
B1
MONO = 1, TLR=1
Biphase (Image)
1 frame
Figure 17. MONO Mode (TX)
XTI
Lch
TX
XTO
AK4118A
DAUX
(Master)
MCKO
MCLK
BICK
LRCK
ADC
(AK5394A)
XTI
Rch
TX
SDATA
AK4118A
DAUX
(Slave)
Figure 18. MONO Mode Connection Example (TX)
Note: In case of the connection example (Figure 18) or when more than one AK4118A’s are used, LRCK and BICK
should be input after reset so that the phase of TX outputs is aligned. The AK4118A’s should be set by following
sequence (Figure 19).
MS1130-E-02
2009/12
- 23 -
[AK4118A]
When Powered ON
PDN pin
Mode
Stereo mode
Mono mode
Stereo mode
Mono mode
LRCK, BICK
During Operation
RSTN bit
Mode
LRCK, BICK
(1) Reset all the AK4118A’s by the PDN pin = “L” → “H” or RSTN bit = “0” → “1”.
(2) Set all the AK4118A’s to MONO mode while they are still in slave mode.
(3) Set one of the AK4118A to master mode so that LRCK is input to all other AK4118A’s at the same time, or Input
LRCK externally to all the AK4118A’s at the same time.
Figure 19. MONO Mode Setup Sequence (TX)
MS1130-E-02
2009/12
- 24 -
[AK4118A]
■ Biphase Signal Input/Output Circuit
0.1uF
RX
75Ω
Coax
75Ω
AK4118A
Figure 20. Consumer Input Circuit (Coaxial Input)
Note: In case of coaxial input, if a coupling level to this input from the next RX input line
pattern exceeds 50mV, there is a possibility to occur an incorrect operation is occured.
In this case, it is possible to lower the coupling level by adding this decoupling
capacitor.
Optical Receiver
Optical
Fiber
470
RX
O/E
AK4118A
Figure 21. Consumer Input Circuit (Optical Input)
For coaxial input, as the input level of RX line is small in Serial Mode, cross-talking among RX input lines have to be
avoided. For example, inserting the shield pattern among them is effective. In Parallel Mode, four channel inputs
(RX0/1/2/3) are available and RX4-7 change to other pins for audio format control. Those pins must be fixed to “H” or
“L”.
The AK4118A includes the TX output buffer. The output level meets 0.5V+/-20% using the external resistors. The T1 in
the Figure 22 is a transformer of 1:1.
R1
TX
75Ω cable
R2
DVSS
Vdd
R1
R2
3.3V 240Ω 150Ω
3.0V 220Ω 150Ω
T1
Figure 22. TX External Resistor Network
Note: When the AK4118A is in the power-down mode (PDN pin= “L”), power supply current can be suppressed by using
AC couple capacitor as following figure since the TX1 pin output becomes uncertain at power-down mode.
0.1uF
R1
TX1
75Ω cable
R2
DVSS
T1
MS1130-E-02
Vdd
R1
3.3V 240Ω
3.0V 220Ω
R2
150Ω
150Ω
2009/12
- 25 -
[AK4118A]
■ Q-subcode Buffers
The AK4118A has Q-subcode buffer for CD application. The AK4118A takes Q-subcode into registers in following
conditions.
1. The sync word (S0,S1) is constructed at least 16 “0”s.
2. The start bit is “1”.
3. Those 7bits Q-W follows to the start bit.
4. The distance between two start bits are 8-16 bits.
The QINT bit in the control register goes “1” when the new Q-subcode differs from old one, and goes “0” when QINT
bit is read.
S0
S1
S2
S3
:
S97
S0
S1
S2
S3
:
1
0
0
1
1
:
1
0
0
1
1
:
2
3
0
0
0
0
Q2
R2
Q3
R3
:
:
Q97 R97
0
0
0
0
Q2
R2
Q3
R3
:
:
4
0
0
S2
S3
:
S97
0
0
S2
S3
:
5
0
0
T2
T3
:
T97
0
0
T2
T3
:
6
0
0
U2
U3
:
U97
0
0
U2
U3
:
7
8
0
0
0
0
V2 W2
V3 W3
:
:
V97 W97
0
0
0
0
V2 W2
V3 W3
:
:
*
0…
0…
0…
0…
:
0…
0…
0…
0…
0…
:
↑ (*) number of "0" : min=0; max=8.
Q
Figure 23. Configuration of U- bit (CD)
Q2
Q3 Q4
CTRL
Q5
Q6
Q7 Q8
ADRS
Q9
Q10 Q11 Q12 Q13 Q14 Q15 Q16 Q17 Q18 Q19 Q20 Q21 Q22 Q23 Q24 Q25
TRACK NUMBER
INDEX
Q26 Q27 Q28 Q29 Q30 Q31 Q32 Q33 Q34 Q35 Q36 Q37 Q38 Q39 Q40 Q41 Q42 Q43 Q44 Q45 Q46 Q47 Q48 Q49
MINUTE
SECOND
FRAME
Q50 Q51 Q52 Q53 Q54 Q55 Q56 Q57 Q58 Q59 Q60 Q61 Q62 Q63 Q64 Q65 Q66 Q67 Q68 Q69 Q70 Q71 Q72 Q73
ZERO
ABSOLUTE MINUTE
ABSOLUTE SECOND
Q74 Q75 Q76 Q77 Q78 Q79 Q80 Q81 Q82 Q83 Q84 Q85 Q86 Q87 Q88 Q89 Q90 Q91 Q92 Q93 Q94 Q95 Q96 Q97
ABSOLUTE FRAME
CRC
G(x)=x16+x12+x5+1
Figure 24. Q-subcode
Addr
16H
17H
18H
19H
1AH
1BH
1CH
1DH
1EH
1FH
Register Name
Q-subcode Address / Control
Q-subcode Track
Q-subcode Index
Q-subcode Minute
Q-subcode Second
Q-subcode Frame
Q-subcode Zero
Q-subcode ABS Minute
Q-subcode ABS Second
Q-subcode ABS Frame
D7
D6
D5
D4
Q9
Q8
…
…
Q17
Q16
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
…
Q81
Q80
…
…
Figure 25. Q-subcode register
MS1130-E-02
D3
…
…
…
…
…
…
…
…
…
…
D2
…
…
…
…
…
…
…
…
…
…
D1
Q3
Q11
…
…
…
…
…
…
…
Q75
D0
Q2
Q10
…
…
…
…
…
…
…
Q74
2009/12
- 26 -
[AK4118A]
■ Error Handling
The following nine events cause the INT0 and INT1 pins to show the status of the interrupt condition. When the PLL is
OFF (Clock Operation Mode 1), INT0 and INT1 pins go to “L”.
1. UNLCK
: PLL unlock state detect
“1” when the PLL loses lock. The AK4118A loses lock when the distance between two preamble is
not correct or when those preambles are not correct.
2. PAR
: Parity error or bi-phase coding error detection
“1” when parity error or bi-phase coding error is detected, updated every sub-frame cycle.
3. AUTO
: Non-Linear PCM or DTS-CD Bit Stream detection
The OR function of NPCM and DTSCD bits is available at the AUTO bit.
4. V
: Validity flag detection
“1” when validity flag is detected. Updated every sub-frame cycle.
5. AUDION
: Non-audio detection
“1” when the “AUDION” bit in recovered channel status indicates “1”. Updated every block cycle.
6. STC
: Sampling frequency or pre-emphasis information change detection
When either FS3-0 bit or PEM bit is changed, it maintains “1” during 1 sub-frame.
7. QINT
: U-bit Sync flag
“1” when the Q-subcode differs from the old one. Updated every sync code cycle for Q-subcode.
8. CINT
: Channel status sync flag
“1” when received C bit differs from the old one. Updated every block cycle.
9. DAT
: DAT Start ID detect
“1” when the category code indicates “DAT” and “DAT Start ID” is detected. When DCNT bit is
“1”, it does not indicate “1” even if “DAT Start ID” is detected again within “3841 x LRCK”.
When “DAT Start ID” is detected again after “3840 x LRCK” passed, it indicates “1”. When
DCNT bit is “0”, it indicates “1” every “DAT Start ID” detection.
MS1130-E-02
2009/12
- 27 -
[AK4118A]
1. Parallel control mode
In parallel control mode, the INT0 pin outputs the ORed signal between UNLCK and PAR. The INT1 pin outputs the
ORed signal between AUTO and AUDION. Once the INT0 pin goes to “H”, it maintains “H” for 1024/fs cycles after the
all error events are removed. Table 15 shows the state of each output pins when the INT0/1 pin is “H”.
Event
Pin
UNLCK
PAR
AUTO
AUDION
INT0
INT1
SDTO
V
1
x
x
x
L
L
H
Note 14 Previous Data
0
1
x
x
Output
Output
Output
0
0
x
x
L
x
x
1
x
H
Note 15
Note 16
Note 17
x
x
x
1
L
x
x
0
0
Note 14. The INT1 pin outputs “L” or “H” in accordance with the ORed signal between AUTO and AUDION.
Note 15. The INT0 pin outputs “L” or “H” in accordance with the ORed signal between UNLCK and PAR.
Note 16. The SDTO pin outputs “L”, “Previous Data” or “Normal Data” in accordance with the ORed signal between
UNLCK and PAR.
Note 17. The VIN pin outputs “L” or “Normal operation” in accordance with the ORed signal between PAR and
UNCLK.
Table 15. Error Handling in parallel control mode (x: Don’t care)
2. Serial control mode
In serial control mode, the INT1 and INT0 pins output an ORed signal based on the above nine interrupt events. When
masked, the interrupt event does not affect the operation of the INT1-0 pins (the masks do not affect the registers in 07H
and DAT bit). Once the INT0 pin goes to “H”, it remains “H” for 1024/fs (this value can be changed with the EFH1-0
bits) after all events not masked by mask bits are cleared. The INT1 pin immediately goes to “L” when those events are
cleared.
UNLCK, PAR, AUTO, AUDION and V bits in Address=07H indicate the interrupt status events above in real time. Once
QINT, CINT and DAT bits goes to “1”, it stays “1” until the register is read.
When the AK4118A loses lock, the channel status bit, user bit, Pc and Pd are initialized. In this initial state, The INT0 pin
outputs the ORed signal between UNLCK and PAR bits. The INT1 pin outputs the ORed signal between AUTO and
AUDION bits.
UNLCK
1
0
x
Event
Pin
PAR
Others
SDTO
V
TX
x
x
L
L
Output
1
x
Previous Data
Output
Output
x
x
Output
Output
Output
Table 16. Error Handling in serial control mode (x: Don’t care)
MS1130-E-02
2009/12
- 28 -
[AK4118A]
Error
(UNLOCK, PAR,..)
(Error)
INT0 pin
Hold Time (max: 4096/fs)
INT1 pin
Hold Time = 0
Register
(PAR,CINT,QINT)
Hold ”1”
Reset
Register
(others)
Command
MCKO,BICK,LRCK
(UNLOCK)
READ 06H
Free Run
(fs: around 5kHz)
MCKO,BICK,LRCK
(except UNLOCK)
SDTO
(UNLOCK)
SDTO
(PAR error)
Previous Data
SDTO
(others)
Vpin
(UNLOCK)
Vpin
(except UNLOCK)
Normal Operation
Figure 26. INT0/1 pin Timing
MS1130-E-02
2009/12
- 29 -
[AK4118A]
PD pin ="L" to "H"
Initialize
Read 06H
INT0/1 pin ="H"
No
Yes
Release
Muting
Mute DAC output
Read 06H
(Each Error Handling)
Read 06H
(Resets registers)
No
INT0/1 pin ="H"
Yes
Figure 27. Error Handling Sequence Example 1
MS1130-E-02
2009/12
- 30 -
[AK4118A]
PD pin ="L" to "H"
Initialize
Read 06H
No
INT1 pin ="H"
Yes
Read 06H
and
Detect QSUB= “1”
(Read Q-buffer)
QCRC = “0”
No
New data
is invalid
Yes
INT1 pin ="L"
No
Yes
New data
is valid
Figure 28. Error Handling Sequence Example (for Q/CINT)
MS1130-E-02
2009/12
- 31 -
[AK4118A]
■ Audio Serial Interface Format
The DIF0, DIF1 and DIF2 pins can select eight serial data formats as shown in Table 17. In all formats the serial data is
MSB-first, 2's compliment format. The SDTO is clocked out on the falling edge of BICK and the DAUX is latched on
the rising edge of BICK. BICK outputs 64fs clock in Mode 0-5. Mode 6-7 are Slave Modes, and BICK is available up to
128fs at fs=48kHz. In the format equal or less than 20bit (Mode0-2), LSBs in sub-frame are truncated. In Mode 3-7, the
last 4LSBs are auxiliary data (Figure 29).
When the Parity Error occurs in a sub-frame, the AK4118A continues to output the last normal sub-frame data from
SDTO repeatedly until the error is removed. When the Unlock Error occurs, the AK4118A outputs “0” data from the
SDTO pin. In case of using the DAUX pin, the data is transformed and output from SDTO. The DAUX pin is used in
Clock Operation Mode 1/3 and unlock state of Mode 2.
The input data format to DAUX should be left justified except in Mode5 and Mode7 (Table 17). In Mode5 or Mode7,
both the input data format of DAUX and output data format of SDTO are I2S. Mode6 and Mode7 are Slave Mode that is
corresponding to the Master Mode of Mode4 and Mode5. In salve Mode, LRCK and BICK should be fed with
synchronizing to MCKO1/2.
sub-frame of IEC60958
0
3 4
preamble
7 8
11 12
27 28 29 30 31
Aux.
V U C P
LSB
MSB
MSB
LSB
23
0
AK4118 Audio Data (MSB First)
Figure 29. Bit Configuration
Mode
DIF2
DIF1
DIF0
0
1
2
3
4
5
6
7
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
DAUX
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, I2S
24bit, Left justified
24bit, I2S
SDTO
16bit, Right justified
18bit, Right justified
20bit, Right justified
24bit, Right justified
24bit, Left justified
24bit, I2S
24bit, Left justified
24bit, I2S
LRCK
I/O
H/L
O
H/L
O
H/L
O
H/L
O
H/L
O
L/H
O
H/L
I
L/H
I
BICK
64fs
64fs
64fs
64fs
64fs
64fs
64-128fs
64-128fs
I/O
O
O
O
O
O
O
I
I
(default)
Table 17. Audio Data Format
MS1130-E-02
2009/12
- 32 -
[AK4118A]
LRCK(0)
0
1
2
15
16
17
31
0
1
2
15
16
17
31
0
1
0
1
0
1
BICK
(0:64fs)
15
14
1
0
15
14
1
0
SDTO(0)
15:MSB, 0:LSB
Rch Data
Lch Data
Figure 30. Mode 0 Timing
LRCK(0)
0
1
2
9
10
12
11
31
0
1
2
9
10
11
12
31
BICK
(0:64fs)
23
22
21
20
1
0
23
22
21
20
1
0
SDTO(0)
23:MSB, 0:LSB
Rch Data
Lch Data
Figure 31. Mode 3 Timing
LRCK
0
1
2
21
22
24
23
31
0
1
2
21
22
23
24
31
BICK
(64fs)
23
22 21
2
1
0
23 22
3
2
1
0
23 22
SDTO(0)
23:MSB, 0:LSB
Rch Data
Lch Data
Figure 32. Mode 4/6 Timing
Mode4: LRCK, BICK (Output)
Mode6: LRCK, BICK (Input)
LRCK
0
1
2
22
24
23
25
31
0
1
2
21
22
23
24
25
31
0
1
BICK
(64fs)
SDTO(0)
23
22 21
2
1
23 22
0
3
2
1
0
23
23:MSB, 0:LSB
Rch Data
Lch Data
Figure 33. Mode 5/7 Timing
MS1130-E-02
Mode5: LRCK, BICK (Output)
Mode7: LRCK, BICK (Input)
2009/12
- 33 -
[AK4118A]
■ GPIO controller
The AK4118A has 8 input/output port pins. Set GP0~GP7 pins by GPDR register for data direction, GPSCR register for
the pin level setting and GPLR register for pin level reading. Table 37~40 shows the pin state at setting or internal node
state of GPIO registers, BCU bit, TX1E/TX0E bit and VIN E bit.
VIN GP0
VINE
1
0
0
Register Setting
Register Read Internal Node
Pin State
GPE GPDR GPSCR
GPLR
VIN I
x
x
x
L
VIN
I
x
0
x
GPI
L
I
x
1
Valid
GPSCR
L
O
Table 18. VINGP0 pin and Internal Statement (x: Don’t care)
VIN GP0 pin
VIN
GPI
GPSCR
GP1
GPE
x
x
Register Setting
Register Read
Pin State
GP1 pin
GPDR GPSCR
GPLR
0
x
GPI
I
GPI
1
x
GPSCR
O
GPSCR
Table 19. GP1 pin and Internal Statement (x: Don’t care)
TX0/1 GP2/3
Register Setting
Register Read
Pin State
TX GP pin
GPE GPDR
GPSCR
GPLR
x
x
x
L
O
RX
0
x
x
L
O
L
1
0
x
GPI
I
GPI
1
1
Valid
GPSCR
O
GPSCR
Table 20. TX0/1 GP2/3 pin and Internal Statement (x: Don’t care)
B/C/U/VOUT GP4/5/6/7
Register Setting
Register Read
Pin State BCUV GP pin
BCU GPE GPDR
GPSCR
GPLR
TX E
1
0
0
0
1
x
x
x
L
O
BCUV OUT
0
0
x
x
Data Hold
O
L
0
1
0
x
GPI
I
GPI
0
1
1
Valid
GPSCR
O
GPSCR
Table 21. B/C/U/VOUT GP4/5/6/7 pin and Internal Statement (x: Don’t care)
MS1130-E-02
2009/12
- 34 -
[AK4118A]
■ Serial Control Interface
(1). 4-wire serial control mode (IIC pin= “L”)
The internal registers may be either written or read by the 4-wire µP interface pins: CSN, CCLK, CDTI & CDTO. The
data on this interface consists of Chip address (1bit, C1 is fixed to “0”), Read/Write (1bit), Register address (MSB first,
5bits) and Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is clocked
out on the falling edge. For write operations, data is latched after the 16th rising edge of CCLK, after a high-to-low
transition of CSN. For read operations, the CDTO output goes high impedance after a low-to-high transition of CSN. The
maximum speed of CCLK is 5MHz. The PDN pin= “L” resets the registers to their default values. When the state of PSN
pin is changed, the AK4118A should be reset by the PDN pin= “L”.
CSN
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
CCLK
CDTI
WRITE
C1 A5 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
Hi-Z
CDTO
CDTI
READ
C1 A5 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
Hi-Z
CDTO
C1:
R/W:
A5-A0:
D7-D0:
D7 D6 D5 D4 D3 D2 D1 D0
Hi-Z
Chip Address (Fixed to “0”)
READ/WRITE (0:READ, 1:WRITE)
Register Address
Control Data
Figure 34. 4-wire Serial Control I/F Timing
MS1130-E-02
2009/12
- 35 -
[AK4118A]
(2). I2C bus control mode (IIC pin= “H”)
The AK4118A supports High speed mode I2C-bus (max: 400kHz).
(2)-1. Data transfer
In order to access any IC devices on the I²C BUS, input a start condition first, followed by a single Slave address that
includes the Device Address. IC devices on the BUS compare this Slave address with their own addresses and the IC
device that has identical address with the Slave-address generates an acknowledgement. An IC device with the identical
address executes either a read or write operation. After the command execution, input Stop condition.
(2)-1-1. Data Change
Change the data on the SDA line while SCL line is “L”. SDA line condition must be stable and fixed while the clock is
“H”. Change the Data line condition between “H” and “L” only when the clock signal on the SCL line is “L”. Change the
SDA line condition while SCL line is “H” only when the start condition or stop condition is input.
SCL
SDA
DATA LINE
STABLE :
DATA VALID
CHANGE
OF DATA
ALLOWED
Figure 35. Data Transfer
(2)-1-2. START and STOP condition
Start condition is generated by the transition of “H” to “L” on the SDA line while the SCL line is “H”. All instructions are
initiated by Start condition. Stop condition is generated by the transition of “L” to “H” on SDA line while SCL line is
“H”. All instructions end by Stop condition.
SCL
SDA
START CONDITION
STOP CONDITION
Figure 36. START and STOP condition
MS1130-E-02
2009/12
- 36 -
[AK4118A]
(2)-1-3. Acknowledge
An external device that is sending data to the AK4118A releases the SDA line (“H”) after receiving one-byte of data. An
external device that receives data from the AK4118A then sets the SDA line to “L” at the next clock. This operation is
called “acknowledgement”, and it enables verification that the data transfer has been properly executed. The AK4118A
generates an acknowledgement upon receipt of Start condition and Slave address. For a write instruction, an
acknowledgement is generated whenever receipt of each byte is completed. For a read instruction, succeeded by
generation of an acknowledgement, the AK4118A releases the SDA line after outputting data at the designated address,
and it monitors the SDA line condition. When the Master side generates an acknowledgement without sending a Stop
condition, the AK4118A outputs data at the next address location. When no acknowledgement is generated, the AK4118A
ends data output (not acknowledged).
Clock pulse
for acknowledge
SCL FROM
MASTER
1
8
9
DATA
OUTPUT BY
TRANSMITTER
not acknowledge
DATA
OUTPUT BY
RECEIVER
START
CONDITION
acknowledge
Figure 37. Acknowledge on the I2C-bus
(2)-1-4. The First Byte
The First Byte which includes the Slave-address is input after the Start condition is set, and a target IC device that will be
accessed on the bus is selected by the Slave-address. The Slave-address is configured with the upper 7-bits. Data of the
upper 5-bits is “00100”. The next 2 bits are address bits that select the desired IC which are set by the CAD1 and CAD0
pins. When the Slave-address is inputted, an external device that has the identical device address generates an
acknowledgement and instructions are then executed. The 8th bit of the First Byte (lowest bit) is allocated as the R/W Bit.
When the R/W Bit is “1”, the read instruction is executed, and when it is “0”, the write instruction is executed.
0
0
1
0
0
CAD1
CAD0
R/W
(Those CAD1/0 should match with CAD1/0 pins.)
Figure 38. The First Byte
MS1130-E-02
2009/12
- 37 -
[AK4118A]
(2)-2. WRITE Operations
Set R/W bit = “0” for the WRITE operation of the AK4118A.
After receipt the start condition and the first byte, the AK4118A generates an acknowledge, and awaits the second byte
(register address). The second byte consists of the address for control registers of the AK4118A. The format is MSB first,
and those most significant 3-bits are “Don’t care”.
0
0
A5
A4
A3
A2
A1
A0
(*: Don’t care)
Figure 39. The Second Byte
After receipt the second byte, the AK4118A generates an acknowledge, and awaits the third byte. Those data after the
second byte contain control data. The format is MSB first, 8bits.
D7
D6
D5
D4
D3
D2
D1
D0
Figure 40. Byte structure after the second byte
The AK4118A is capable of more than one byte write operation in one sequence.
After receipt of the third byte, the AK4118A generates an acknowledge, and awaits the next data again. The master can
transmit more than one words instead of terminating the write cycle after the first data word is transferred. After the
receipt of each data, the internal 5bits address counter is incremented by one, and the next data is taken into next address
automatically. If the address exceed 1FH prior to generating the stop condition, the address counter will “roll over” to
00H and the previous data will be overwritten.
S
T
A
R
T
SDA
Register
Address(n)
Slave
Address
S
T
Data(n+x) O
P
Data(n+1)
Data(n)
P
S
A
C
K
A
C
K
A
C
K
A
C
K
Figure 41. WRITE Operation
MS1130-E-02
2009/12
- 38 -
[AK4118A]
(2)-3. READ Operations
Set R/W bit = “1” for the READ operation of the AK4118A.
After transmission of a data, the master can read next address’s data by generating the acknowledge instead of
terminating the write cycle after the receipt the first data word. After the receipt of each data, the internal 5bits address
counter is incremented by one, and the next data is taken into next address automatically. If the address exceed 1FH prior
to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The AK4118A supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
(2)-3-1. CURRENT ADDRESS READ
The AK4118A contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address “n”, the next CURRENT READ operation would
access data from the address “n+1”.
After receipt of the slave address with R/W bit set to “1”, the AK4118A generates an acknowledge, transmits 1byte data
which address is set by the internal address counter and increments the internal address counter by 1. If the master does
not generate an acknowledge but generate the stop condition, the AK4118A discontinues transmission.
S
T
A
R
T
SDA
Slave
Address
Data(n)
Data(n+1)
S
Data(n+x) T
O
P
Data(n+2)
P
S
A
C
K
A
C
K
A
C
K
A
C
K
Figure 42. CURRENT ADDRESS READ
(2)-3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues start condition, slave address(R/W=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues start condition and the slave address with the R/W bit set to “1”.
Then the AK4118A generates an acknowledge, 1byte data and increments the internal address counter by 1. If the master
does not generate an acknowledge but generate the stop condition, the AK4118A discontinues transmission.
S
T
A
R
T
SDA
Slave
Address
S
T
A
R
T
Word
Address(n)
S
Slave
Address
Data(n)
S
Data(n+x) T
O
P
Data(n+1)
P
S
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Figure 43. RANDOM READ
MS1130-E-02
2009/12
- 39 -
[AK4118A]
■ Register Map
Addr
01H
Register Name
D7
CLK & Power Down
CS12
Control
Format & De-em Control
MONO
02H
Input/ Output Control 0
TX1E
OPS12
OPS11
OPS10
TX0E
OPS02
OPS01
OPS00
03H
Input/ Output Control 1
EFH1
EFH0
UDIT
TLR
DIT
IPS2
IPS1
IPS0
04H
INT0 MASK
MQIT0 MAUT0
MCIT0
MULK0 MDTS0
MPE0
MAUD0 MPAR0
05H
INT1 MASK
MQIT1 MAUT1
MCIT1
MULK1 MDTS1
MPE1
MAUD1 MPAR1
06H
Receiver status 0
QINT
AUTO
CINT
UNLCK DTSCD
PEM
AUDION
PAR
07H
Receiver status 1
FS3
FS2
FS1
V
QCRC
CCRC
08H
RX Channel Status Byte 0
CR7
CR6
CR5
CR4
CR3
CR2
CR1
CR0
09H
RX Channel Status Byte 1
CR15
CR14
CR13
CR12
CR11
CR10
CR9
CR8
0AH
RX Channel Status Byte 2
CR23
CR22
CR21
CR20
CR19
CR18
CR17
CR16
0BH
RX Channel Status Byte 3
CR31
CR30
CR29
CR28
CR27
CR26
CR25
CR24
0CH
RX Channel Status Byte 4
CR39
CR38
CR37
CR36
CR35
CR34
CR33
CR32
0DH
TX Channel Status Byte 0
CT7
CT6
CT5
CT4
CT3
CT2
CT1
CT0
0EH
TX Channel Status Byte 1
CT15
CT14
CT13
CT12
CT11
CT10
CT9
CT8
0FH
TX Channel Status Byte 2
CT23
CT22
CT21
CT20
CT19
CT18
CT17
CT16
10H
TX Channel Status Byte 3
CT31
CT30
CT29
CT28
CT27
CT26
CT25
CT24
11H
TX Channel Status Byte 4
CT39
CT38
CT37
CT36
CT35
CT34
CT33
CT32
12H
Burst Preamble Pc Byte 0
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
13H
Burst Preamble Pc Byte 1
PC15
PC14
PC13
PC12
PC11
PC10
PC9
PC8
14H
Burst Preamble Pd Byte 0
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
15H
Burst Preamble Pd Byte 1
PD15
PD14
PD13
PD12
PD11
PD10
PD9
PD8
16H
Q-subcode Address / Control
Q9
Q8
Q7
Q6
Q5
Q4
Q3
Q2
17H
Q-subcode Track
Q17
Q16
Q15
Q14
Q13
Q12
Q11
Q10
18H
Q-subcode Index
Q25
Q24
Q23
Q22
Q21
Q20
Q19
Q18
19H
Q-subcode Minute
Q33
Q32
Q31
Q30
Q29
Q28
Q27
Q26
1AH
Q-subcode Second
Q41
Q40
Q39
Q38
Q37
Q36
Q35
Q34
1BH
Q-subcode Frame
Q49
Q48
Q47
Q46
Q45
Q44
Q43
Q42
1CH
Q-subcode Zero
Q57
Q56
Q55
Q54
Q53
Q52
Q51
Q50
1DH
Q-subcode ABS Minute
Q65
Q64
Q63
Q62
Q61
Q60
Q59
Q58
1EH
Q-subcode ABS Second
Q73
Q72
Q71
Q70
Q69
Q68
Q67
Q66
1FH
Q-subcode ABS Frame
Q81
Q80
Q79
Q78
Q77
Q76
Q75
Q74
00H
D6
D5
D4
D3
D2
D1
D0
BCU
CM1
CM0
OCKS1
OCKS0
PWN
RSTN
DIF2
DIF1
DIF0
DEAU
DEM1
DEM0
DFS
MS1130-E-02
FS0
0
2009/12
- 40 -
[AK4118A]
Addr
20H
Register Name
GPE
D7
D6
D5
D4
GPE
RXDETE
VINE
FAST
D3
D2
EXCKMD DCNT
D1
D0
DTS16
DTS14
21H
GPDR
IO7
IO6
IO5
IO4
IO3
IO2
IO1
IO0
22H
GPSCR
CS7
SC6
CS5
SC4
SC3
SC2
SC1
CS0
23H
GPLR
GPL7
GPL 6
GPL 5
GPL 4
GPL 3
GPL 2
GPL 1
GPL 0
24H
DAT Mask & DTS Detect
XMCK
DIV
MED1
MDR0
MSTC1
MSTC0
MDAT1
MDAT0
25H
RX Detect
RXDE7
RXDE6
RXDE5 RXDE4
RXDE3
RXDE2 RXDE1 RXDE0
26H
STC & DAT Detect
0
0
0
0
0
0
STC
DAT
27H
RX Channel Status Byte 5
0
0
0
0
0
0
CR41
CR40
28H
TX Channel Status Byte 5
0
1
0
0
0
0
CT41
CT40
Note: When the PDN pin goes “L”, the registers are initialized to their default values.
When RSTN bit goes “0”, the internal timing is reset and the registers are initialized to their default values.
All data can be written to the register even if PWN bit is “0”.
MS1130-E-02
2009/12
- 41 -
[AK4118A]
■ Register Definitions
Reset & Initialize
Addr
Register Name
00H CLK & Power Down Control
R/W
Default
D7
CS12
R/W
0
D6
BCU
R/W
1
D5
CM1
R/W
0
D4
CM0
R/W
0
D3
D2
OCKS1 OCKS0
R/W
R/W
0
0
D1
PWN
R/W
1
D0
RSTN
R/W
1
RSTN: Timing Reset & Register Initialize
0: Reset & Initialize
1: Normal Operation
PWN: Power Down
0: Power Down
1: Normal Operation
OCKS1-0: Master Clock Frequency Select
CM1-0: Master Clock Operation Mode Select
BCU: Block start & C/U Output Mode
When BCU=1, the three Output Pins(BOUT, COUT, UOUT) become to be enabled.
The block signal goes high at the start of frame 0 and remains high until the end of frame 31.
CS12: Channel Status Select
0: Channel 1
1: Channel 2
Selects which channel status is used to derive C-bit buffers, AUDION, PEM, FS3, FS2, FS1, FS0,
Pc and Pd. The de-emphasis filter is controlled by channel 1 in the Parallel Mode.
Format & De-emphasis Control
Addr
Register Name
01H Format & De-em Control
R/W
Default
D7
MONO
R/W
0
D6
DIF2
R/W
1
D5
DIF1
R/W
1
D4
DIF0
R/W
0
D3
DEAU
R/W
1
D2
DEM1
R/W
0
D1
DEM0
R/W
1
D0
DFS
R/W
0
DFS: 96kHz De-emphasis Control
DEM1-0: 32, 44.1, 48kHz De-emphasis Control (Table 11)
DEAU: De-emphasis Auto Detect Enable
0: Disable
1: Enable
DIF2-0: Audio Data Format Control (Table 17)
MONO: Double sampling frequency mode enable
0: Stereo mode
1: Mono mode
MS1130-E-02
2009/12
- 42 -
[AK4118A]
Input/Output Control
Addr
Register Name
02H Input/ Output Control 0
R/W
Default
D7
TX1E
R/W
1
D6
D5
D4
OPS12 OPS11 OPS10
R/W
R/W
R/W
0
0
0
D3
TX0E
R/W
1
D2
D1
D0
OPS02 OPS01 OPS00
R/W
R/W
R/W
0
0
0
OPS02-00: Output Through Data Select for TX0 pin
OPS12-10: Output Through Data Select for TX1 pin
TX0E: TX0 Output Enable
0: Disable. TX0 outputs “L”.
1: Enable
TX1E: TX1 Output Enable
0: Disable. TX1 outputs “L”.
1: Enable
Addr
Register Name
03H Input/ Output Control 1
R/W
Default
D7
EFH1
R/W
0
D6
EFH0
R/W
1
D5
UDIT
R/W
0
D4
TLR
R/W
0
D3
DIT
R/W
1
D2
IPS2
R/W
0
D1
IPS1
R/W
0
D0
IPS0
R/W
0
IPS2-0: Input Recovery Data Select
DIT: Through data/Transmit data select for TX1 pin
0: Through data (RX data).
1: Transmit data (DAUX data).
TLR: Double sampling frequency mode channel select for DIT(stereo)
0: L channel
1: R channel
UDIT: U bit control for DIT
0: U bit is fixed to “0”
1: Recovered U bit is used for DIT (loop mode for U bit)
EFH1-0: Interrupt 0 Pin Hold Count Select
00: 512 LRCK
01: 1024 LRCK
10: 2048 LRCK
11: 4096 LRCK
MS1130-E-02
2009/12
- 43 -
[AK4118A]
Mask Control for INT0
Addr
Register Name
04H INT0 MASK
R/W
Default
D7
MQI0
R/W
1
D6
MAT0
R/W
1
D5
MCI0
R/W
1
D4
MUL0
R/W
0
D3
MDTS0
R/W
1
D2
MPE0
R/W
1
D1
MAN0
R/W
1
D0
MPR0
R/W
0
D5
MCI1
R/W
1
D4
MUL1
R/W
1
D3
MDTS1
R/W
0
D2
MPE1
R/W
1
D1
MAN1
R/W
0
D0
MPR1
R/W
1
MPR0: Mask Enable for PAR bit
MAN0: Mask Enable for AUDN bit
MPE0: Mask Enable for PEM bit
MDTS0: Mask Enable for DTSCD bit
MUL0: Mask Enable for UNLOCK bit
MCI0: Mask Enable for CINT bit
MAT0: Mask Enable for AUTO bit
MQI0: Mask Enable for QINT bit
0: Mask disable
1: Mask enable
Mask Control for INT1
Addr
Register Name
05H INT1 MASK
R/W
Default
D7
MQI1
R/W
1
D6
MAT1
R/W
0
MPR1: Mask Enable for PAR bit
MAN1: Mask Enable for AUDN bit
MPE1: Mask Enable for PEM bit
MDTS1: Mask Enable for DTSCD bit
MUL1: Mask Enable for UNLOCK0 bit
MCI1: Mask Enable for CINT bit
MAT1: Mask Enable for AUTO bit
MQI1: Mask Enable for QINT bit
0: Mask disable
1: Mask enable
MS1130-E-02
2009/12
- 44 -
[AK4118A]
Receiver Status 0
Addr
Register Name
06H Receiver status 0
R/W
Default
D7
QINT
RD
0
D6
AUTO
RD
0
D5
CINT
RD
0
D4
D3
UNLCK DTSCD
RD
RD
0
0
D2
PEM
RD
0
D1
AUDION
RD
0
D0
PAR
RD
0
D2
V
RD
0
D1
QCRC
RD
0
D0
CCRC
RD
0
PAR: Parity Error or Biphase Error Status
0:No Error
1:Error
It is “1” if Parity Error or Biphase Error is detected in the sub-frame.
AUDION: Audio Bit Output
0: Audio
1: Non Audio
This bit is made by encoding channel status bits.
PEM: Pre-emphasis Detect.
0: OFF
1: ON
This bit is made by encoding channel status bits.
DTSCD: DTS-CD Auto Detect
0: No detect
1: Detect
UNLCK: PLL Lock Status
0: Locked
1: Unlocked
CINT: Channel Status Buffer Interrupt
0: No change
1: Changed
AUTO: Non-PCM Auto Detect
0: No detect
1: Detect
QINT: Q-subcode Buffer Interrupt
0: No change
1: Changed
QINT, CINT and PAR bits are initialized when 06H is read.
Receiver Status 1
Addr
Register Name
07H Receiver status 1
R/W
Default
D7
FS3
RD
0
D6
FS2
RD
0
D5
FS1
RD
0
D4
FS0
RD
1
D3
0
RD
0
CCRC: Cyclic Redundancy Check for Channel Status
0:No Error
1:Error
QCRC: Cyclic Redundancy Check for Q-subcode
0:No Error
1:Error
V: Validity of channel status
0:Valid
1:Invalid
FS3-0: Sampling Frequency detection (Table 7)
MS1130-E-02
2009/12
- 45 -
[AK4118A]
Receiver Channel Status
Addr
08H
09H
0AH
0BH
0CH
27H
Register Name
RX Channel Status Byte 0
RX Channel Status Byte 1
RX Channel Status Byte 2
RX Channel Status Byte 3
RX Channel Status Byte 4
RX Channel Status Byte 5
R/W
Default
D7
CR7
CR15
CR23
CR31
CR39
0
D6
CR6
CR14
CR22
CR30
CR38
0
D5
CR5
CR13
CR21
CR29
CR37
0
D4
CR4
CR12
CR20
CR28
CR36
0
D3
CR3
CR11
CR19
CR27
CR35
0
D2
CR2
CR10
CR18
CR26
CR34
0
D1
CR1
CR9
CR17
CR25
CR33
CR41
D0
CR0
CR8
CR16
CR24
CR32
CR40
D2
CT2
CT10
CT18
CT26
CT34
0
D1
CT1
CT9
CT17
CT25
CT33
CT41
D0
CT0
CT8
CT16
CT24
CT32
CT40
D2
PC2
PC10
PD2
PD10
D1
PC1
PC9
PD1
PD9
D0
PC0
PC8
PD0
PD8
RD
Not initialized
CR41-0: Receiver Channel Status Byte 5-0
Transmitter Channel Status
Addr
0DH
0EH
0FH
10H
11H
28H
Register Name
TX Channel Status Byte 0
TX Channel Status Byte 1
TX Channel Status Byte 2
TX Channel Status Byte 3
TX Channel Status Byte 4
TX Channel Status Byte 5
R/W
Default
D7
CT7
CT15
CT23
CT31
CT39
0
D6
CT6
CT14
CT22
CT30
CT38
1
D5
CT5
CT13
CT21
CT29
CT37
0
D4
D3
CT4
CT3
CT12
CT11
CT20
CT19
CT28
CT27
CT36
CT35
0
0
R/W
0
CT41-0: Transmitter Channel Status Byte 5-0
Burst Preamble Pc/Pd in non-PCM encoded Audio Bitstreams
Addr
12H
13H
14H
15H
Register Name
Burst Preamble Pc Byte 0
Burst Preamble Pc Byte 1
Burst Preamble Pd Byte 0
Burst Preamble Pd Byte 1
R/W
Default
D7
PC7
PC15
PD7
PD15
D6
PC6
PC14
PD6
PD14
D5
PC5
PC13
PD5
PD13
D4
PC4
PC12
PD4
PD12
D3
PC3
PC11
PD3
PD11
RD
Not initialized
PC15-0: Burst Preamble Pc Byte 0 and 1
PD15-0: Burst Preamble Pd Byte 0 and 1
MS1130-E-02
2009/12
- 46 -
[AK4118A]
Q-subcode Buffer
Addr
16H
17H
18H
19H
1AH
1BH
1CH
1DH
1EH
1FH
Register Name
Q-subcode Address / Control
Q-subcode Track
Q-subcode Index
Q-subcode Minute
Q-subcode Second
Q-subcode Frame
Q-subcode Zero
Q-subcode ABS Minute
Q-subcode ABS Second
Q-subcode ABS Frame
R/W
Default
D7
Q9
Q17
Q25
Q33
Q41
Q49
Q57
Q65
Q73
Q81
D6
Q8
Q16
Q24
Q32
Q40
Q48
Q56
Q64
Q72
Q80
D5
Q7
Q15
Q23
Q31
Q39
Q47
Q55
Q63
Q71
Q79
D4
Q6
Q14
Q22
Q30
Q38
Q46
Q54
Q62
Q70
Q78
D3
Q5
Q13
Q21
Q29
Q37
Q45
Q53
Q61
Q69
Q77
D2
Q4
Q12
Q20
Q28
Q36
Q44
Q52
Q60
Q68
Q76
D1
Q3
Q11
Q19
Q27
Q35
Q43
Q51
Q59
Q67
Q75
D2
DCNT
R/W
1
D1
DTS16
R/W
1
D0
Q2
Q10
Q18
Q26
Q34
Q42
Q50
Q58
Q66
Q74
RD
Not initialized
GPIO Control
Addr
Register Name
20H GPE
R/W
Default
D7
GPE
R/W
0
D6
RXDETE
R/W
1
D5
VINE
R/W
1
D4
FAST
R/W
1
D3
EXCKMD
R/W
0
D0
DTS14
R/W
1
DTS14: DTS-CD 14bit Sync Word Detect
0: Disable
1: Enable (default)
DTS16: DTS-CD 16bit Sync Word Detect
0: Disable
1: Enable (default)
DCNT: Start ID Counter
0: Disable
1: Enable (default)
EXCKMD: X’tal Oscillator Setting
0: Power Up (default)
1: Power Down
FAST: PLL Lock Time Select (Table 1)
0: ≤ (15ms + 384/fs) (default)
1: ≤ (15ms + 1/fs)
VINE: VIN Input Enable
0: Disable
1: Enable (default)
RXDETE: RX Input Detect Enable
0: Disable
1: Enable (default)
GPE: GPIO mode Enable
0: GPIO mode Disable (default)
1: GPIO mode Enable
GPIO mode for GP2-7 pins is enabled when GPE bit= “1” and BCU bit= TX1E bit= TX0E bit= “0”.
The GP0 pin is in GPIO mode regardless of the state of GPE bit when VINE bit= “0”. The GP1 pin
is always in GPIO mode.
MS1130-E-02
2009/12
- 47 -
[AK4118A]
Addr
Register Name
21H GPDR
R/W
Default
D7
IO7
R/W
0
D6
IO6
R/W
0
D5
IO5
R/W
0
D4
IO4
R/W
0
D3
IO3
R/W
0
D2
IO2
R/W
0
D1
IO1
R/W
0
D0
IO0
R/W
0
D6
SC6
R/W
0
D5
SC5
R/W
0
D4
SC4
R/W
0
D3
SC3
R/W
0
D2
SC2
R/W
0
D1
SC1
R/W
0
D0
SC0
R/W
0
IO7-0: GPIO pin Input/Output Setting
0: Input (default)
1: Output
Addr
Register Name
22H GPSCR
R/W
Default
D7
SC7
R/W
0
SC7-0: GPIO pin Output Level Setting
0: “L” (default)
1: “H”
This is effective only when the pin setting is in output mode (21H: GPDR= “1”). Actual pin
level can be read by GPLR register.
Addr
Register Name
23H GPLR
R/W
Default
D7
GPL7
RD
0
D6
GPL6
RD
0
D5
GPL5
RD
0
D4
GPL4
RD
0
D3
GPL3
RD
0
D2
GPL2
RD
0
D1
GPL1
RD
0
D0
GPL0
RD
0
GPD7-0: GPIO pin Input Level Read
GLP7-0 bits are read only register that can read the input signal level of corresponding GPIO pins
(GP7-0 pins). GPIO mode is enabled GP2-7 pins can read the input signal level when GPE bit = “1”
and BCU bit = TX1E bit = TX0E bit = “0”. When VINE bit = “0”, GPIO mode of the GP1 pin is
enabled and GPLO bit can read the input signal level. GPL1 bit can always read the input signal
level of the GP1 pin. GPL2-7 bits and GPL0 bit are always “0” when GPIO mode is disable.
MS1130-E-02
2009/12
- 48 -
[AK4118A]
DAT Mask & DTS Detect
Addr
Register Name
D7
24H DAT Mask & DTS Detect XMCK
R/W
R/W
Default
0
D6
DIV
R/W
0
D5
D4
D3
D2
D1
D0
MRDT1 MRDT0 MSTC1 MSTC0 MDAT1 MDAT0
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
MDAT0: Mask enable for DAT bit
0: Mask disable
1: Mask enable (default)
When the Mask is enabled “1”, DAT state is not reflected on to the INT0 pin.
MDAT1: Mask enable for DAT bit
0: Mask disable
1: Mask enable (default)
When the Mask is enabled “1”, DAT state is not reflected on to the INT1 pin.
MSTC0: Mask enable for STC bit
0: Disable
1: Enable (default)
When the Mask is enabled “1”, STC state is not reflected on to the INT0 pin.
MSTC1: Mask enable for STC bit
0: Disable
1: Enable (default)
When the Mask is enabled “1”, STC state is not reflected on to the INT1 pin.
MRDT0: Mask enable for RX Detect
0: Disable
1: Enable (default)
When the Mask is enabled “1”, RX input detection resault is not reflected on to the INT0 pin.
MRDT1: Mask enable for RX Detect
0: Disable
1: Enable (default)
When the Mask is enabled “1”, RX input detection resault is not reflected on to the INT1 pin.
DIV: MCKO2 Frequency Dividing Ratio in X’tal mode (Table 4)
0: x1 (default)
1: x 1/2
XMCK: MCKO2 Output Setting (Table 4)
0: Setting by CM1-0 bits and OCKS1-0 bits (default)
1: Fixed in X’tal mode
RX Detect
Addr
Register Name
25H RX Detect
R/W
Default
D7
D6
D5
D4
D3
D2
D1
D0
RXDE7 RXDE6 RXDE5 RXDE4 RXDE3 RXDE2 RXDE1 RXDE0
RD
RD
RD
RD
RD
RD
RD
RD
0
0
0
0
0
0
0
0
RXDE7-0: The RX pin Input Detect
0: No Detect
1: Detect
When the RXDETE bit is set to “0”, the input detection function is disabled and the register is fixed to “0”. When the
unused RX pin is open, the AK4118A may not be able to detect the input signal correctly. The unused RX pin should be
connected to the GND.
MS1130-E-02
2009/12
- 49 -
[AK4118A]
STC & DAT Detect
Addr
Register Name
26H STC & DAT Detect
R/W
Default
D7
0
RD
0
D6
0
RD
0
D5
0
RD
0
D4
0
RD
0
D3
0
RD
0
D2
0
RD
0
D1
STC
RD
0
D0
DAT
RD
0
DAT: DAT Start ID Detect
0: No detect
1: Detect
DAT bit is initialized when Addr= 26H is READ.
STC: Change Detection of Sampling Frequency and pre-emphasis information
0: No detect
1: Detect
When FS3-0 bits or PEM bit is changed, STC bit goes to “1”. STC bit is initialized when
Addr=26H is READ.
■ Burst Preambles in non-PCM Bitstreams
sub-frame of IEC60958
0
3 4
preamble
7 8
Aux.
11 12
27 28 29 30 31
LSB
MSB V U C P
16 bits of bitstream
0
Pa Pb Pc Pd
15
Burst_payload
stuffing
repetition time of the burst
Figure 44. Data structure in IEC60958
Preamble word
Pa
Pb
Pc
Pd
Length of field
Contents
16 bits
sync word 1
16 bits
sync word 2
16 bits
Burst info
16 bits
Length code
Table 22. Burst preamble words
MS1130-E-02
Value
0xF872
0x4E1F
see Table 23
numbers of bits
2009/12
- 50 -
[AK4118A]
Bits of Pc Value
Contents
0-4
data type
NULL data
Dolby AC-3 data
reserved
PAUSE
MPEG-1 Layer1 data
MPEG-1 Layer2 or 3 data or MPEG-2 without extension
MPEG-2 data with extension
MPEG-2 AAC ADTS
MPEG-2, Layer1 Low sample rate
MPEG-2, Layer2 or 3 Low sample rate
reserved
DTS type I
DTS type II
DTS type III
ATRAC
ATRAC2/3
reserved
reserved, shall be set to “0”
error-flag indicating a valid burst_payload
error-flag indicating that the burst_payload may contain
errors
data type dependent info
bit stream number, shall be set to “0”
5, 6
7
8-12
13-15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16-31
0
0
1
0
Repetition time of burst
in IEC60958 frames
≤4096
1536
384
1152
1152
1024
384
1152
512
1024
2048
512
1024
Table 23. Fields of burst info Pc
MS1130-E-02
2009/12
- 51 -
[AK4118A]
■ Non-PCM Bitstream Timing
1) When Non-PCM preamble data is not coming within 4096 frames,
PDN pin
Bit stream
Pa Pb Pc1 Pd1
Pa Pb Pc2 Pd2
Repetition time
Pa Pb Pc3 Pd3
>4096 frames
AUTO bit
Pc Register
“0”
Pd Register
“0”
Pc1
Pc2
Pd1
Pc3
Pd2
Pd3
Figure 45. Timing Example 1
2) When Non-PCM bitstream stops (when MULK0 bit = “0”),
INT0 hold time
INT0 pin
<20mS (Lock time)
Bit stream
Pa Pb Pc1 Pd1
Stop
Pa Pb Pcn Pdn
2~3 Syncs (B,M or W)
<Repetition time
AUTO bit
Pc Register
Pd Register
Pc0
Pc1
Pd0
Pcn
Pd1
Pdn
Figure 46. Timing Example 2
MS1130-E-02
2009/12
- 52 -
[AK4118A]
SYSTEM DESIGN
Figure 47 shows the example of system connection diagram for Serial Mode.
Analog Ground
Digital Ground
+3.3V Analog
Supply
+
10µF
0.1µF
(SPDIF Sources)
R 39
AVDD 38
VSS3 41
VCOM 40
NC 43
RX0 42
RX1 44
RX2 46
TEST1 45
RX3 48
VSS4 47
Microcontroller
1 RX4
INT0 36
2 NC
CSN 35
3 RX5
CCLK 34
4 TEST2
CDTI 33
5 RX6
CDTO 32
AK4118A
6 VSS1
PDN 31
7 RX7
XTI 30
10 XTL0 (*)
MCKO2 27
MCLK
11 XTL1 (*)
BICK 26
BICK
SDTO 25
LRCK
22 VSS2
CODEC
(AK4626A)
0.1µF
21 DVDD
20 V
19 U
18 C
17 B
16 TX1
10µF
10µF
15 TX0
13 TVDD
+
14 NC
12 VIN
24 LRCK
SDTO
23 MCKO1
(Micro
controller)
C
DAUX 28
9 P/SN
SDTI2
XTO 29
SDTI3
8 IIC
+3.3V to +5V
Digital Supply
X’tal=11.2896MHz
C
SDTI1
(SPDIF Sources)
10k ohm
R
INT1 37
(Shield)
+
DSP
0.1µF
+3.3V Digital
Supply
(SPDIF out)
(Microcontroller)
Figure 47. Typical Connection Diagram (Serial Mode)
Notes
- For XTL0 and XTL1settings, refer to the Table 5.
- “C” value is dependent on the crystal.
- VSS1-4 must be connected the same ground plane.
- Digital signals, especially clocks, should be kept away from the R pin in order to avoid an effect to the clock jitter
performance.
MS1130-E-02
2009/12
- 53 -
[AK4118A]
PACKAGE
48pin LQFP(Unit:mm)
1.70Max
9.0 ± 0.2
0.13 ± 0.13
7.0
36
1.40 ± 0.05
24
48
13
7.0
37
1
9.0 ± 0.2
25
12
0.09~0.20
0.5
0.22 ± 0.08
0.10 M
0° ∼ 10°
0.10
0.3~0.75
■ Material & Lead finish
Package molding compound: Epoxy, Halogen (bromine and chlorine) free
Lead frame material:
Cu
Lead frame surface treatment: Solder (Pb free) plate
MS1130-E-02
2009/12
- 54 -
[AK4118A]
MARKING
AK4118AEQ
XXXXXXX
1
XXXXXXXX: Date code identifier
REVISION HISTORY
Date (YY/MM/DD)
09/10/06
09/10/21
Revision
00
01
Reason
First Edition
Error Correction
Page
Contents
39
■ Register Map
Addr 11H, D6~D1: CT39 → CT38 ~ 33
Transmitter Channel Status
Addr 28H, D0: CT42 → CT40
“■ Compatibility with AK4118” was added.
A description about Table 3 was added.
45
09/12/24
02
Description
Addition
4
16
MS1130-E-02
2009/12
- 55 -
[AK4118A]
IMPORTANT NOTICE
z These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei
Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
z AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or
use of any information contained herein.
z Any export of these products, or devices or systems containing them, may require an export license or other official
approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
or strategic materials.
z AKM products are neither intended nor authorized for use as critical componentsNote1) in any safety, life support, or
other hazard related device or systemNote2), and AKM assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKM. As used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it,
and which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety
or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or
perform may reasonably be expected to result in loss of life or in significant injury or damage to person or
property.
z It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise
places the product with a third party, to notify such third party in advance of the above content and conditions, and
the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from
any and all claims arising from the use of said product in the absence of such notification.
MS1130-E-02
2009/12
- 56 -