HOLTEK HT48R066D

Enhanced I/O Type MCU with High Current LED Driver
HT48R064D/065D/066D
Revision: 1.00
Date: January 12, 2011
Contents
Table of Contents
Features ...............................................................................................1
CPU Features ........................................................................................................1
Peripheral Features ................................................................................................1
General Description ............................................................................1
Selection Table ....................................................................................2
Block Diagram .....................................................................................2
Pin Assignment ...................................................................................3
Pin Description ....................................................................................4
HT48R064D ...........................................................................................................4
HT48R065D ...........................................................................................................5
HT48R066D ...........................................................................................................6
Absolute Maximum Ratings ...............................................................7
D.C. Characteristics ............................................................................7
A.C. Characteristics ............................................................................9
Power-on Reset Characteristics ......................................................10
System Architecture..........................................................................11
Clocking and Pipelining.........................................................................................11
Program Counter..................................................................................................12
Stack ....................................................................................................................13
Arithmetic and Logic Unit - ALU ...........................................................................13
Program Memory...............................................................................14
Structure...............................................................................................................14
Special Vectors.....................................................................................................14
Look-up Table.......................................................................................................15
Table Program Example .......................................................................................16
Data Memory......................................................................................17
Structure...............................................................................................................17
Special Purpose Data Memory.........................................................18
Special Function Registers ...................................................................................18
Indirect Addressing Registers - IAR0, IAR1 .........................................................18
Memory Pointers - MP0, MP1..............................................................................20
Accumulator - ACC ..............................................................................................20
Program Counter Low Register - PCL..................................................................20
i
Contents
Status Register - STATUS ...................................................................................20
Input/Output Ports and Control Registers .............................................................21
System Control Registers - CTRL0, CTRL1.........................................................22
REMAP Register ..................................................................................................23
Wake-up Function Register - PAWK ....................................................................24
Pull-high Registers - PAPU, PBPU, PCPU, PDPU ...............................................24
Software COM Register - SCOMC.......................................................................24
Oscillator............................................................................................25
System Oscillator Overview..................................................................................25
System Clock Configurations................................................................................25
External Crystal/Resonator Oscillator - HXT ........................................................25
External RC Oscillator - ERC ...............................................................................26
Internal RC Oscillator - HIRC ...............................................................................26
External 32768Hz Crystal Oscillator - LXT ...........................................................27
LXT Oscillator Low Power Function ......................................................................27
Internal Low Speed Oscillator - LIRC ...................................................................28
Operating Modes ...............................................................................28
Mode Types and Selection ...................................................................................28
Mode Switching ....................................................................................................29
Standby Current Considerations...........................................................................29
Wake-up...............................................................................................................30
Watchdog Timer ................................................................................31
Watchdog Timer Operation...................................................................................31
Reset and Initialisation .....................................................................33
Reset Functions ...................................................................................................33
Reset Initial Conditions .........................................................................................35
Input/Output Ports.............................................................................38
Pull-high Resistors................................................................................................38
Port A Wake-up ....................................................................................................38
I/O Port Control Registers.....................................................................................40
Pin-shared Functions............................................................................................40
I/O Pin Structures .................................................................................................41
Programming Considerations ...............................................................................41
ii
Contents
Timer/Event Counters .......................................................................43
Configuring the Timer/Event Counter Input Clock Source .....................................43
Timer Registers - TMR0, TMR1 ...........................................................................43
Timer Control Registers - TMR0C, TMR1C..........................................................45
Timer Mode ..........................................................................................................46
Event Counter Mode.............................................................................................47
Pulse Width Capture Mode...................................................................................47
Prescaler ..............................................................................................................48
PFD Function .......................................................................................................48
I/O Interfacing.......................................................................................................49
Timer Program Example.......................................................................................50
Time Base ..........................................................................................50
Interrupts............................................................................................51
Interrupt Register..................................................................................................51
Interrupt Operation ...............................................................................................51
Interrupt Priority.....................................................................................................53
External Interrupt ..................................................................................................53
Timer/Event Counter Interrupt ..............................................................................55
Time Base Interrupt ..............................................................................................55
Programming Considerations ...............................................................................56
SCOM Function for LCD ...................................................................56
LCD Operation .....................................................................................................56
LCD Bias Control..................................................................................................57
Configuration Options ......................................................................58
Application Circuits ..........................................................................58
Instruction Set ...................................................................................59
Introduction ..........................................................................................................59
Instruction Timing .................................................................................................59
Moving and Transferring Data ..............................................................................59
Arithmetic Operations ...........................................................................................59
Logical and Rotate Operations .............................................................................59
Branches and Control Transfer.............................................................................60
Bit Operations.......................................................................................................60
Table Read Operations.........................................................................................60
Other Operations..................................................................................................60
Instruction Set Summary ......................................................................................61
Instruction Definition ........................................................................63
iii
Contents
Package Information .........................................................................73
16-pin DIP (300mil) Outline Dimensions ...............................................................73
16-pin NSOP (150mil) Outline Dimensions ...........................................................76
20-pin DIP (300mil) Outline Dimensions ...............................................................77
20-pin SOP (300mil) Outline Dimensions..............................................................79
20-pin SSOP (150mil) Outline Dimensions ...........................................................80
24-pin SKDIP (300mil) Outline Dimensions ..........................................................81
24-pin SOP (300mil) Outline Dimensions..............................................................84
24-pin SSOP (150mil) Outline Dimensions ...........................................................85
28-pin SKDIP (300mil) Outline Dimensions ..........................................................86
28-pin SOP (300mil) Outline Dimensions..............................................................87
28-pin SSOP (150mil) Outline Dimensions ...........................................................88
44-pin QFP (10mm´10mm) Outline Dimensions ..................................................89
Reel Dimensions ..................................................................................................90
Carrier Tape Dimensions ......................................................................................91
iv
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Features
CPU Features
·
Operating voltage:
fSYS = 4MHz: 2.2V~5.5V
fSYS = 8MHz: 3.3V~5.5V
fSYS = 12MHz: 4.5V~5.5V
·
Up to 0.33ms instruction cycle with 12MHz system clock at VDD= 5V
·
Oscillator types:
External high freuency Crystal -- HXT
External RC -- ERC
Internal RC -- HIRC
External low frequency crystal -- LXT
·
Three operational modes: Normal, Slow, Sleep
·
Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
·
Watchdog Timer function
·
LIRC oscillator function for watchdog timer
·
All instructions executed in one or two instruction cycles
·
Table read instructions
·
63 powerful instructions
·
Up to 6-level subroutine nesting
·
Bit manipulation instruction
·
Low voltage reset function
·
Wide range of available package types
Peripheral Features
·
Up to 26 bidirectional I/O lines
·
Software controlled 4-SCOM lines LCD driver with 1/2 bias
·
External interrupt input shared with an I/O line
·
Up to three 8-bit programmable Timer/Event Counter with overflow interrupt and prescaler
·
Time-Base function
·
Programmable Frequency Divider -- PFD
General Description
The Enhanced I/O MCUs are a series of 8-bit high performance, RISC architecture microcontrollers
specifically designed for a wide range of applications. The usual Holtek microcontroller features of
low power consumption, I/O flexibility, timer functions, oscillator options, power down and wake-up
functions, watchdog timer and low voltage reset, combine to provide devices with a huge range of
functional options while still maintaining a high level of cost effectiveness. The fully integrated
system oscillator HIRC, which requires no external components and which has three frequency
selections, opens up a huge range of new application possibilities for these devices, some of which
may include industrial control, consumer products, household appliances subsystem controllers, etc.
Rev. 1.00
1
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Selection Table
Part No.
Program
Memory
Data
Memory
I/O
LED
Driver
Output
LED
Share
I/O
8-bit
Timer
Time
Base
HIRC
(MHz)
RTC
(LXT)
LCD
SCOM
PFD
Stack
Package
HT48R064D
1K´14
64´8
18
8´4
12
1
Ö
4/8/12
Ö
¾
Ö
4
16DIP
16NSOP
20DIP/SOP
HT48R065D
2K´15
96´8
22
8´8
16
2
Ö
4/8/12
Ö
4
Ö
6
16DIP
16NSOP
20DIP/SOP
24SKDIP
24SOP
HT48R066D
4K´15
128´8
26
8´8
16
2
Ö
4/8/12
Ö
4
Ö
6
20DIP/SOP
24/28SKDIP
24/28SOP
Block Diagram
The following block diagram illustrates the main functional blocks.
T im in g
G e n e r a tio n
L C D
S C O M
P F D
D r iv e r
I/O
P o rts
8 - b it
R IS C
M C U
C o re
T im e
B a s e
T im e r
Rev. 1.00
2
R O M /R A M
M e m o ry
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Pin Assignment
P A 3 /[IN T ]
1
2 0
P A 4
P A 2 /T C 0
2
1 9
P A 5 /O S C 2
P A 2 /T C 0
1
1 6
P A 5 /O S C 2
P A 1 /P F D
3
1 8
P A 6 /O S C 1
P A 1 /P F D
2
1 5
P A 6 /O S C 1
P A 0 /IN T
4
1 7
P A 7 /R E S
P A 0 /IN T
3
1 4
P A 7 /R E S
V S S
5
1 6
V D D
V S S
4
1 3
V D D
P B 0 /[P F D ]
6
1 5
P C 0
P B 0 /[P F D ]
5
1 2
P C 0
P B 1 /[IN T ]
7
1 4
P C 1
P B 1 /[IN T ]
6
1 1
P C 1
P B 2 /[T C 0 ]
8
1 3
P C 2
P B 2 /[T C 0 ]
7
1 0
P C 2
P B 3
9
1 2
P C 3
P B 3
8
9
P C 3
P B 4
1 0
1 1
P C 4
H T 4 8 R 0 6 4 D
1 6 D IP -A /N S O P -A
H T 4 8 R 0 6 4 D
2 0 D IP -A /S O P -A
P A 2 /T C 0
1
2 4
P A 5 /O S C 2
P A 1 /P F D
2
2 3
P A 6 /T C 1 /O S C 1
P A 0 /IN T
3
2 2
P A 7 /R E S
P A 2 /T C 0
1
2 0
P A 5 /O S C 2
P A 1 /P F D
2
1 9
P A 6 /T C 1 /O S C 1
V S S
4
2 1
V D D
P A 0 /IN T
3
1 8
P A 7 /R E S
P B 0
5
2 0
P C 0
P A 2 /T C 0
1
1 6
P A 5 /O S C 2
P A 1 /P F D
2
1 5
P A 6 /T C 1 /O S C 1
V S S
4
1 7
V D D
P B 1
6
1 9
P C 1
P A 0 /IN T
3
1 4
P A 7 /R E S
P B 0
5
1 6
P C 0
P B 2
7
1 8
P C 2 /[P F D ]
V S S
4
1 3
V D D
P B 1
6
1 5
P C 1
P B 3
8
1 7
P C 3 /[IN T ]
P B 0
5
1 2
P C 0
P B 2
7
1 4
P C 2 /[P F D ]
P B 4
9
1 6
P C 4 /[T C 0 ]
P B 1
6
1 1
P C 1
P B 3
8
1 3
P C 3 /[IN T ]
P B 5
1 0
1 5
P C 5
P B 2
7
1 0
P C 2 /[P F D ]
P B 4
9
1 2
P C 4 /[T C 0 ]
P B 6 /S C O M 0
1 1
1 4
P C 6 /S C O M 3
P B 3
8
9
P C 3 /[IN T ]
P B 5
1 0
1 1
P C 5
P B 7 /S C O M 1
1 2
1 3
P C 7 /S C O M 2
H T 4 8 R 0 6 5 D
1 6 D IP -A /N S O P -A
H T 4 8 R 0 6 5 D
2 4 S K D IP -A /S O P -A
H T 4 8 R 0 6 5 D
2 0 D IP -A /S O P -A
P A 3 /[IN T ]
1
2 8
P A 4 /[T C 1 ]
P A 2 /T C 0
2
2 7
P A 5 /O S C 2
P A 1 /P F D
3
2 6
P A 6 /T C 1 /O S C 1
P A 0 /IN T
4
2 5
P A 7 /R E S
P A 2 /T C 0
1
2 4
P A 5 /O S C 2
P A 1 /P F D
2
2 3
P A 6 /T C 1 /O S C 1
P A 0 /IN T
3
2 2
P A 7 /R E S
P D 0
5
2 4
P D 1
P A 2 /T C 0
1
2 0
P A 5 /O S C 2
P A 1 /P F D
2
1 9
P A 6 /T C 1 /O S C 1
V S S
4
2 1
V D D
V S S
6
2 3
V D D
P A 0 /IN T
3
1 8
P A 7 /R E S
P B 0
5
2 0
P C 0
P B 0
7
2 2
P C 0
V S S
4
1 7
V D D
P B 1
6
1 9
P C 1
P B 1
8
2 1
P C 1
P B 0
5
1 6
P C 0
P B 2
7
1 8
P C 2 /[P F D ]
P B 2
9
2 0
P C 2 /[P F D ]
P B 1
6
1 5
P C 1
P B 3
8
1 7
P C 3 /[IN T ]
P B 3
1 0
1 9
P C 3 /[IN T ]
P B 2
7
1 4
P C 2 /[P F D ]
P B 4
9
1 6
P C 4 /[T C 0 ]
P B 4
1 1
1 8
P C 4 /[T C 0 ]
P B 3
8
1 3
P C 3 /[IN T ]
P B 5
1 0
1 5
P C 5
P B 5
1 2
1 7
P C 5
P B 4
9
1 2
P C 4 /[T C 0 ]
P B 6 /S C O M 0
1 1
1 4
P C 6 /S C O M 3
P B 6 /S C O M 0
1 3
1 6
P C 6 /S C O M 3
P B 5
1 0
1 1
P C 5
P B 7 /S C O M 1
1 2
1 3
P C 7 /S C O M 2
P B 7 /S C O M 1
1 4
1 5
P C 7 /S C O M 2
H T 4 8 R 0 6 6 D
2 0 D IP -A /S O P -A
H T 4 8 R 0 6 6 D
2 4 S K D IP -A /S O P -A
H T 4 8 R 0 6 6 D
2 8 S K D IP -A /S O P -A
Note: Bracketed pin names indicate non-default pinout remapping locations.
Rev. 1.00
3
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Pin Description
HT48R064D
Pin Name
Function
OPT
I/T
O/T
Description
PA0
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
INT
¾
ST
¾
PA1
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
PFD
CTRL0
¾
CMOS
PFD output
PA2
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
TC0
¾
ST
¾
PA3
PAPU
PAWK
ST
CMOS
INT
¾
ST
¾
PA4
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
PA5
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
OSC2
CO
¾
OSC
PA6
PAPU
PAWK
ST
CMOS
OSC1
CO
¾
OSC
PA7
PAPU
PAWK
ST
CMOS
RES
CO
ST
¾
PB0
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PFD
CTRL0
¾
CMOS
PFD output
PB1
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
INT
¾
ST
¾
PB2
PBPU
ST
CMOS
TC0
¾
ST
¾
PB3, PB4
PBn
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PC0~PC4
PCn
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
VDD
VDD
¾
PWR
¾
Power supply
VSS
VSS
¾
PWR
¾
Ground
PA0/INT
PA1/PFD
PA2/TC0
PA3/[INT]
PA4
PA5/OSC2
PA6/OSC1
PA7/RES
PB0/[PFD]
PB1/[INT]
PB2/[TC0]
Note:
External interrupt input
External Timer 0 clock input
General purpose I/O. Register enabled pull-up and wake-up.
External interrupt input
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
Reset input
External interrupt input
General purpose I/O. Register enabled pull-up.
External Timer 0 clock input
I/T: Input type; O/T: Output type;
OPT: Optional by configuration option (CO) or register option;
PWR: Power; CO: Configuration option; ST: Schmitt Trigger input;
CMOS: CMOS output
SCOM= software controlled LCD COM
Rev. 1.00
4
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
HT48R065D
Pin Name
Function
OPT
I/T
O/T
PA0
PAPU
PAWK
ST
CMOS
INT
¾
ST
¾
PA1
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
PFD
CTRL0
¾
CMOS
PFD output
PA2
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
TC0
¾
ST
¾
PA5
PAPU
PAWK
ST
CMOS
OSC2
CO
¾
OSC
PA6
PAPU
PAWK
ST
CMOS
TC1
¾
ST
¾
OSC1
CO
¾
OSC
PA7
PAPU
PAWK
ST
CMOS
RES
CO
ST
¾
PBn
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
General purpose I/O. Register enabled pull-up.
PA0/INT
PA1/PFD
PA2/TC0
PA5/OSC2
PA6/TC1/OSC1
PA7/RES
PB0~PB5
PC3/[INT]
PC4/[TC0]
PC5
PC6/SCOM3
PC7/SCOM2
External interrupt input
External Timer 0 clock input
General purpose I/O. Register enabled pull-up and wake-up.
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
External Timer 1 clock input
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
Reset input
PB6
PBPU
ST
CMOS
SCOMC
¾
SCOM Software controlled 1/2 bias LCD COM
PB7
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
SCOM1
SCOMC
¾
SCOM
Software controlled 1/2 bias LCD COM
PCn
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PC2
PCPU
ST
CMOS General purpose I/O. Register enabled pull-up.
PFD
CTRL0
¾
CMOS PFD output
PC3
PCPU
ST
CMOS General purpose I/O. Register enabled pull-up.
PB7/SCOM1
PC2/[PFD]
General purpose I/O. Register enabled pull-up and wake-up.
SCOM0
PB6/SCOM0
PC0, PC1
Description
INT
¾
ST
PC4
PCPU
ST
TC0
¾
ST
PC5
PCPU
ST
CMOS General purpose I/O. Register enabled pull-up.
PC6
PCPU
ST
CMOS General purpose I/O. Register enabled pull-up.
SCOM3 SCOMC
PC7
PCPU
SCOM2 SCOMC
¾
External interrupt input
CMOS General purpose I/O. Register enabled pull-up.
¾
External Timer 0 clock input
¾
SCOM Software controlled 1/2 bias LCD COM
ST
CMOS General purpose I/O. Register enabled pull-up.
¾
SCOM Software controlled 1/2 bias LCD COM
VDD
VDD
¾
PWR
¾
Power supply
VSS
VSS
¾
PWR
¾
Ground
Note:
I/T: Input type; O/T: Output type
OPT: Optional by configuration option (CO) or register option
PWR: Power; CO: Configuration option; ST: Schmitt Trigger input
CMOS: CMOS output
SCOM: Software controlled LCD COM
Rev. 1.00
5
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
HT48R066D
Pin Name
Function
OPT
I/T
O/T
PA0
PAPU
PAWK
ST
CMOS
INT
¾
ST
¾
PA1
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
PFD
CTRL0
¾
CMOS
PFD output
PA2
PAPU
PAWK
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
TC0
¾
ST
¾
PA3
PAPU
PAWK
ST
CMOS
INT
¾
ST
¾
PA4
PAPU
PAWK
ST
CMOS
TC1
¾
ST
¾
PA5
PAPU
PAWK
ST
CMOS
OSC2
CO
¾
OSC
PA6
PAPU
PAWK
ST
CMOS
PA0/INT
PA1/PFD
PA2/TC0
PA3/[INT]
PA4/[TC1]
PA5/OSC2
PA6/TC1/OSC1
External interrupt input
General purpose I/O. Register enabled pull-up and wake-up.
External Timer 1 clock input
General purpose I/O. Register enabled pull-up and wake-up.
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
ST
¾
¾
OSC
PA7
PAPU
PAWK
ST
CMOS
RES
CO
ST
¾
PBn
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PB6
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
SCOM0
SCOMC
¾
SCOM
Software controlled 1/2 bias LCD COM
External Timer 1 clock input
Oscillator pin
General purpose I/O. Register enabled pull-up and wake-up.
Reset input
PB7
PBPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
SCOM1
SCOMC
¾
SCOM
Software controlled 1/2 bias LCD COM
PCn
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PC2
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PFD
CTRL0
¾
CMOS
PFD output
PC3
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up and wake-up.
INT
¾
ST
¾
PC4
PCPU
ST
CMOS
TC0
¾
ST
¾
PC5
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PC3/[INT]
PC4/[TC0]
External interrupt input
General purpose I/O. Register enabled pull-up and wake-up.
External Timer 0 clock input
PC6
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
SCOM3
SCOMC
¾
SCOM
Software controlled 1/2 bias LCD COM
PC7
PCPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
SCOM2
SCOMC
¾
SCOM
Software controlled 1/2 bias LCD COM
PDn
PDPU
ST
CMOS
General purpose I/O. Register enabled pull-up.
PC6/SCOM3
PC7/SCOM2
Rev. 1.00
General purpose I/O. Register enabled pull-up and wake-up.
¾
PC2/[PFD]
PD0, PD1
External Timer 0 clock input
CO
PB7/SCOM1
PC5
External interrupt input
TC1
PB6/SCOM0
PC0, PC1
General purpose I/O. Register enabled pull-up and wake-up.
OSC1
PA7/RES
PB0~PB5
Description
6
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Function
OPT
I/T
O/T
VDD
Pin Name
VDD
¾
PWR
¾
Power supply
VSS
VSS
¾
PWR
¾
Ground
Note:
Description
I/T: Input type; O/T: Output type
OPT: Optional by configuration option (CO) or register option
PWR: Power; CO: Configuration option; ST: Schmitt Trigger input
CMOS: CMOS output
SCOM: Software controlled LCD COM
Absolute Maximum Ratings
Supply Voltage ...............................................................................................VSS-0.3V to VSS+6.0V
Storage Temperature .................................................................................................-50°C to 125°C
Input Voltage .................................................................................................VSS-0.3V to VDD+0.3V
Operating Temperature................................................................................................-40°C to 85°C
IOL Total...................................................................................................................................100mA
IOH Total ................................................................................................................................-100mA
Total Power Dissipation .........................................................................................................500mW
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme
conditions may affect device reliability.
D.C. Characteristics
Symbol
VDD
Parameter
Operating Voltage
Ta=25°C
Test Conditions
Min.
Typ.
Max.
Unit
fSYS=4MHz
2.2
¾
5.5
V
fSYS=8MHz
3.3
¾
5.5
V
fSYS=12MHz
4.5
¾
5.5
V
¾
0.8
1.2
mA
¾
1.5
2.25
mA
¾
1.4
2.1
mA
¾
2.8
4.2
mA
5V No load, fSYS=12MHz
¾
4
6
mA
3V No load, fSYS=32768Hz
(LXT on OSC1/OSC2,
5V LVR disabled, LXTLP=1)
¾
5
10
mA
¾
12
24
mA
3V No load, fSYS=32768Hz
(LXT on XT1/XT2,
5V LVR disabled, LXTLP=1)
¾
5
10
mA
¾
10
20
mA
3V
¾
¾
5
mA
¾
¾
10
mA
¾
¾
1
mA
¾
¾
2
mA
VDD
¾
IDD1
Operating Current
(HXT, HIRC, ERC)
3V
IDD2
Operating Current
(HXT, HIRC, ERC)
3V
IDD3
Operating Current
(HXT, HIRC, ERC)
IDD4
Operating Current
(HIRC + LXT, Slow Mode)
5V
5V
ISTB1
Standby Current
(LIRC On, LXT Off)
5V
ISTB2
Standby Current
(LIRC Off, LXT Off)
5V
Rev. 1.00
Conditions
No load, fSYS=4MHz
No load, fSYS=8MHz
No load, system HALT
3V
No load, system HALT
7
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Ta=25°C
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
3V No load, system HALT
5V (LXT on OSC1/OSC2)
¾
¾
5
mA
¾
¾
10
mA
3V No load, system HALT
5V (LXT on XT1/XT2)
¾
¾
3
mA
¾
¾
5
mA
VIL1
Input Low Voltage for I/O,
TCn and INT
¾
¾
0
¾
0.3VDD
V
VIH1
Input High Voltage for I/O,
TCn and INT
¾
¾
0.7VDD
¾
VDD
V
VIL2
Input Low Voltage (RES)
¾
¾
0
¾
0.4VDD
V
VIH2
Input High Voltage (RES)
¾
¾
0.9VDD
¾
VDD
V
ISTB3
Parameter
Standby Current
(LIRC Off, LXT On, LXTLP=1)
VDD
Conditions
VLVR1
Low Voltage Reset 1
¾
VLVR = 4.2V
3.98
4.2
4.42
V
VLVR2
Low Voltage Reset 2
¾
VLVR = 3.15V
2.98
3.15
3.32
V
VLVR3
Low Voltage Reset 3
¾
VLVR = 2.1V
1.98
2.1
2.22
V
4
8
¾
mA
I/O Port Sink Current
(PA, PB, PC, PD)
VOL=0.1VDD
3V HT48R064D: PA0~PA6, PB0~
PB5, PC4; HT48R065D: PA0~
5V PA2, PA5~PA7;
HT48R066D: PA, PD
10
20
¾
mA
IOL2
I/O Port Sink Current
(PB)
3V VOL=0.1VDD
5V HT48R065D/66D: PB0~PB7
0.6
1.3
¾
mA
1.5
3.0
¾
mA
I/O Port Sink Current
(PC)
3V VOL=0.1VDD
HT48R064D: PC0~PC3;
5V HT48R065D/66D: PC0~PC7
12
24
¾
mA
IOL3
30
60
¾
mA
PA7 Sink Current
5V VOL=0.1VDD
2
3
¾
mA
-2
-4
¾
mA
I/O Port Source Current
(PA, PB, PC, PD)
VOH=0.9VDD
3V HT48R064D: PA0~PA6, PB0~
PB5, PC4; HT48R065D: PA0~
5V PA2, PA5~PA7;
HT48R066D: PA, PD
-5
-10
¾
mA
IOH2
I/O Port Source Current
(PB)
3V VOH=0.9VDD
5V HT48R065D/66D: PB0~PB7
-4
-8
¾
mA
-10
-20
¾
mA
I/O Port Source Current
(PC)
3V VOH=0.9VDD
HT48R064D: PC0~PC3;
5V HT48R065D/66D: PC0~PC7
-0.25
-0.50
¾
mA
IOH3
-0.50
-1.00
¾
mA
IOL1
IOL4
IOH1
RPH
ISCOM
VSCOM
3V
¾
20
60
100
kW
5V
¾
10
30
50
kW
SCOMC, ISEL[1:0]=00
17.5
25.0
32.5
mA
SCOMC, ISEL[1:0]=01
35
50
65
mA
mA
Pull-high Resistance
SCOM Operating Current
VDD/2 Voltage for LCD COM
5V
SCOMC, ISEL[1:0]=10
70
100
130
SCOMC, ISEL[1:0]=11
140
200
260
mA
0.475
0.500
0.525
VDD
5V No load
Note: The standby current (ISTB1~ISTB3) and IDD4 are measured with all I/O pins in input mode and tied to VDD.
Rev. 1.00
8
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
A.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
2.2V~5.5V
32
¾
4000
kHz
3.3V~5.5V
32
¾
8000
kHz
4.5V~5.5V
32
¾
12000
kHz
3V/5V Ta=25°C
-2%
4
+2%
MHz
3V/5V Ta=25°C
-2%
8
+2%
MHz
-2%
12
+2%
MHz
3V/5V Ta=0~70°C
-5%
4
+5%
MHz
3V/5V Ta=0~70°C
-5%
8
+5%
MHz
Ta=0~70°C
-5%
12
+5%
MHz
2.2V~
Ta=0~70°C
3.6V
-8%
4
+8%
MHz
3.0V~
Ta=0~70°C
5.5V
-8%
4
+8%
MHz
3.0V~
Ta=0~70°C
5.5V
-8%
8
+8%
MHz
4.5V~
Ta=0~70°C
5.5V
-8%
12
+8%
MHz
2.2V~
Ta= -40°C~85°C
3.6V
-12%
4
+12%
MHz
3.0V~
Ta= -40°C~85°C
5.5V
-12%
4
+12%
MHz
3.0V~
Ta= -40°C~85°C
5.5V
-12%
8
+12%
MHz
4.5V~
Ta= -40°C~85°C
5.5V
-12%
12
+12%
MHz
VDD
fSYS
System Clock
¾
5V
5V
fHIRC
fERC
System Clock
(HIRC)
System Clock
(ERC)
fLXT
System Clock (LXT)
fTIMER
Timer Input Frequency
(TCn)
fLIRC
tRES
Rev. 1.00
Conditions
Ta=25°C
5V
Ta=25°C, R=120kW *
-2%
4
+2%
MHz
5V
Ta=0~70°C, R=120kW *
-5%
4
+5%
MHz
5V
Ta= -40°C~85°C,
R=120kW *
-7%
4
+7%
MHz
2.2V~ Ta= -40°C~85°C,
5.5V R=120kW *
-11%
4
+11%
MHz
¾
32768
¾
Hz
2.2V~5.5V
0
¾
4000
kHz
3.0V~5.5V
0
¾
8000
kHz
4.5V~5.5V
0
¾
12000
kHz
¾
¾
¾
3V
¾
5
10
15
kHz
5V
¾
6.5
13
19.5
kHz
¾
¾
1
¾
¾
ms
LIRC Oscillator
External Reset Low Pulse Width
9
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Ta=25°C
Test Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
For HXT/LXT
¾
128
¾
tSYS
For ERC/IRC
¾
2
¾
tSYS
VDD
tSST
¾
System Start-up time Period
Conditions
tINT
Interrupt Pulse Width
¾
¾
1
¾
¾
ms
tLVR
Low Voltage Width to Reset
¾
¾
0.25
1
2.00
ms
RESTD
Reset Delay Time
¾
¾
¾
50
¾
ms
Note:
1. tSYS=1/fSYS
2. *For fERC, as the resistor tolerance will influence the frequency a precision resistor is recommended.
3. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1mF decoupling capacitor should
be connected between VDD and VSS and located as close to the device as possible.
Power-on Reset Characteristics
Test Conditions
Symbol
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
VPOR
VDD Start Voltage to Ensure
Power-on Reset
¾
¾
¾
¾
100
mV
RRVDD
VDD raising rate to Ensure
Power-on Reset
¾
¾
0.035
¾
¾
V/ms
tPOR
Minimum Time for VDD Stays at
VPOR to Ensure Power-on Reset
¾
¾
1
¾
¾
ms
V
D D
tP
O R
R R
V D D
V
P O R
T im e
Rev. 1.00
10
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
System Architecture
A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to
the internal system architecture. The range of devices take advantage of the usual features found
within RISC microcontrollers providing increased speed of operation and enhanced performance. The
pipelining scheme is implemented in such a way that instruction fetching and instruction execution are
overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or
call instructions. An 8-bit wide ALU is used in practically all operations of the instruction set. It carries
out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The
internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal
registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple
addressing methods of these registers along with additional architectural features ensure that a
minimum of external components is required to provide a functional I/O system with maximum
reliability and flexibility.
Clocking and Pipelining
The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into
four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the
beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4
clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one
instruction cycle. Although the fetching and execution of instructions takes place in consecutive
instruction cycles, the pipelining structure of the microcontroller ensures that instructions are
effectively executed in one instruction cycle. The exception to this are instructions where the contents
of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction
will take one more instruction cycle to execute.
O s c illa to r C lo c k
( S y s te m C lo c k )
P h a s e C lo c k T 1
P h a s e C lo c k T 2
P h a s e C lo c k T 3
P h a s e C lo c k T 4
P ro g ra m
C o u n te r
P ip e lin in g
P C
P C + 1
F e tc h In s t. (P C )
E x e c u te In s t. (P C -1 )
F e tc h In s t. (P C + 1 )
E x e c u te In s t. (P C )
P C + 2
F e tc h In s t. (P C + 2 )
E x e c u te In s t. (P C + 1 )
System Clocking and Pipelining
Rev. 1.00
11
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
For instructions involving branches, such as jump or call instructions, two instruction cycles are
required to complete instruction execution. An extra cycle is required as the program takes one cycle to
first obtain the actual jump or call address and then another cycle to actually execute the branch. The
requirement for this extra cycle should be taken into account by programmers in timing sensitive
applications.
M O V A ,[1 2 H ]
2
C A L L D E L A Y
3
C P L [1 2 H ]
4
:
5
:
6
1
D E L A Y :
F e tc h In s t. 1
E x e c u te In s t. 1
F e tc h In s t. 2
E x e c u te In s t. 2
F e tc h In s t. 3
F lu s h P ip e lin e
F e tc h In s t. 6
E x e c u te In s t. 6
F e tc h In s t. 7
N O P
Instruction Fetching
Program Counter
During program execution, the Program Counter is used to keep track of the address of the next
instruction to be executed. It is automatically incremented by one each time an instruction is executed
except for instructions, such as ²JMP² or ²CALL² that demand a jump to a non-consecutive Program
Memory address. Note that the Program Counter width varies with the Program Memory capacity
depending upon which device is selected. However, it must be noted that only the lower 8 bits, known
as the Program Counter Low Register, are directly addressable by user.
When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction,
a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the
required address into the Program Counter. For conditional skip instructions, once the condition has
been met, the next instruction, which has already been fetched during the present instruction
execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.
Program Counter
Device
Program Counter High Byte
HT48R064D
PC9,PC8
HT48R065D
PC10~PC8
HT48R066D
PC11~PC8
PCL Register
PCL7~PCL0
The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is
available for program control and is a readable and writeable register. By transferring data directly
into this register, a short program jump can be executed directly, however, as only this low byte is
available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted.
The lower byte of the Program Counter is fully accessible under program control. Manipulating the
PCL might cause program branching, so an extra cycle is needed to pre-fetch. Further information on
the PCL register can be found in the Special Function Register section.
Rev. 1.00
12
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Stack
This is a special part of the memory which is used to save the contents of the Program Counter only.
The stack is neither part of the Data or Program Memory space, and is neither readable nor writeable.
The activated level is indexed by the Stack Pointer, SP, and is neither readable nor writeable. At a
subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto
the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or
RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the
Stack Pointer will point to the top of the stack.
P ro g ra m
T o p o f S ta c k
C o u n te r
S ta c k L e v e l 1
S ta c k L e v e l 2
S ta c k
P o in te r
B o tto m
P ro g ra m
M e m o ry
S ta c k L e v e l 3
o f S ta c k
S ta c k L e v e l 6
Device
Stack Levels
HT48R064D
4
HT48R065D/HT48R066D
6
If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but
the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI,
the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use
the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be
executed which will result in a stack overflow. Precautions should be taken to avoid such cases
which might cause unpredictable program branching.
Arithmetic and Logic Unit - ALU
The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and
logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU
receives related instruction codes and performs the required arithmetic or logical operations after
which the result will be placed in the specified register. As these ALU calculation or operations may
result in carry, borrow or other status changes, the status register will be correspondingly updated to
reflect these changes. The ALU supports the following functions:
Rev. 1.00
·
Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
·
Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
·
Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
·
Increment and Decrement INCA, INC, DECA, DEC
·
Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI
13
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Program Memory
The Program Memory is the location where the user code or program is stored. The device is supplied
with One-Time Programmable, OTP, memory where users can program their application code into the
device. By using the appropriate programming tools, OTP devices offer users the flexibility to freely
develop their applications which may be useful during debug or for products requiring frequent
upgrades or program changes.
Structure
The Program Memory has a capacity of 1K´14 to 4K´15. The Program Memory is addressed by the
Program Counter and also contains data, table information and interrupt entries. Table data, which can
be setup in any location within the Program Memory, is addressed by separate table pointer registers.
Device
Capacity
HT48R064D
1K´14
HT48R065D
2K´15
HT48R066D
4K´15
Special Vectors
Within the Program Memory, certain locations are reserved for special usage such as reset and
interrupts.
Reset Vector
This vector is reserved for use by the device reset for program initialisation. After a device reset is initiated,
the program will jump to this location and begin execution.
External interrupt vector
This vector is used by the external interrupt. If the external interrupt pin on the device receives an edge
transition, the program will jump to this location and begin execution if the external interrupt is
enabled and the stack is not full. The external interrupt active edge transition type, whether high to low,
low to high or both is specified in the CTRL1 register.
H T 4 8 R 0 6 4 D
H T 4 8 R 0 6 5 D
H T 4 8 R 0 6 6 D
0 0 H
R e s e t
R e s e t
R e s e t
0 4 H
E x te rn a l
In te rru p t
E x te rn a l
In te rru p t
E x te rn a l
In te rru p t
0 8 H
T im e r 0
In te rru p t
T im e r 0
In te rru p t
T im e r 0
In te rru p t
T im e r 1
In te rru p t
T im e r 1
In te rru p t
T im e B a s e
In te rru p t
T im e B a s e
In te rru p t
0 C H
1 0 H
T im e B a s e
In te rru p t
1 4 H
1 8 H
3 F F H
1 4 b its
7 F F H
1 5 b its
F F F H
1 5 b its
Program Memory Structure
Rev. 1.00
14
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Timer/Event 0/1/2 counter interrupt vector
This internal vector is used by the Timer/Event Counters. If a Timer/Event Counter overflow occurs,
the program will jump to its respective location and begin execution if the associated Timer/Event
Counter interrupt is enabled and the stack is not full.
Time base interrupt vector
This internal vector is used by the internal Time Base. If a Time Base overflow occurs, the program
will jump to this location and begin execution if the Time Base counter interrupt is enabled and the
stack is not full.
Look-up Table
Any location within the Program Memory can be defined as a look-up table where programmers can
store fixed data. To use the look-up table, the table pointer must first be setup by placing the lower
order address of the look up data to be retrieved in the table pointer register, TBLP. This register
defines the lower 8-bit address of the look-up table.
After setting up the table pointer, the table data can be retrieved from the current Program Memory
page or last Program Memory page using the ²TABRDC[m]² or ²TABRDL [m]² instructions,
respectively. When these instructions are executed, the lower order table byte from the Program
Memory will be transferred to the user defined Data Memory register [m] as specified in the
instruction. The higher order table data byte from the Program Memory will be transferred to the
TBLH special register. Any unused bits in this transferred higher order byte will be read as ²0².
The following diagram illustrates the addressing/data flow of the look-up table:
L a s t p a g e o r
p re s e n t p a g e
P C x ~ P C 8
P ro g ra m
H ig h B y te
A d d re s s
P C
T B L P R e g is te r
M e m o ry
D a ta
1 4 ~ 1 5 b its
R e g is te r T B L H
U s e r S e le c te d
R e g is te r
H ig h B y te
Instruction
L o w
B y te
Table Location Bits
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
TABRDC [m]
PC11
PC10
PC9
PC8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
1
1
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Table Location
Note:
PC11~PC8: Current Program Counter bits
@[email protected]: Table Pointer TBLP bits
For the HT48R064D, the Table address location is 10 bits, i.e. from b9~b0.
For the HT48R065D, the Table address location is 11 bits, i.e. from b10~b0.
For the HT48R066D, the Table address location is 12 bits, i.e. from b11~b0
Rev. 1.00
15
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Table Program Example
The accompanying example shows how the table pointer and table data is defined and retrieved from
the device. This example uses raw table data located in the last page which is stored there using the
ORG statement. The value at this ORG statement is ²300H² which refers to the start address of the last
page within the 1K Program Memory of the HT48R064D microcontrollers. The table pointer is setup
here to have an initial value of ²06H². This will ensure that the first data read from the data table will be
at the Program Memory address ²306H² or 6 locations after the start of the last page. Note that the
value for the table pointer is referenced to the first address of the present page if the ²TABRDC [m]²
instruction is being used. The high byte of the table data which in this case is equal to zero will be
transferred to the TBLH register automatically when the ²TABRDL [m]² instruction is executed.
Because the TBLH register is a read-only register and cannot be restored, care should be taken to
ensure its protection if both the main routine and Interrupt Service Routine use the table read
instructions. If using the table read instructions, the Interrupt Service Routines may change the value
of TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended
that simultaneous use of the table read instructions should be avoided. However, in situations where
simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any
main routine table-read instructions. Note that all table related instructions require two instruction
cycles to complete their operation.
Table Read Program Example
tempreg1
tempreg2
:
:
db ?
db ?
; temporary register #1
; temporary register #2
mov
a,06h
; initialise table pointer - note that this address is referenced
mov
:
:
tblp,a
; to the last page or present page
tabrdl tempreg1
; transfers value in table referenced by table pointer
; to tempregl
; data at prog. memory address ²306H² transferred to
; tempreg1 and TBLH
dec
; reduce value of table pointer by one
tblp
Tabrdl tempreg2
; transfers value in table referenced by table pointer
; to tempreg2
; data at prog.memory address ²305H² transferred to
; tempreg2 and TBLH
; in this example the data ²1AH² is transferred to
; tempreg1 and data ²0FH² to register tempreg2
; the value ²00H² will be transferred to the high byte
; register TBLH
:
:
org
300h
dc
:
:
00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
Rev. 1.00
; sets initial address of last page
16
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Data Memory
The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where
temporary information is stored.
Structure
Divided into two sections, the first of these is an area of RAM where special function registers are
located. These registers have fixed locations and are necessary for correct operation of the device. Many
of these registers can be read from and written to directly under program control, however, some remain
protected from user manipulation. The second area of Data Memory is reserved for general purpose use.
All locations within this area are read and write accessible under program control.
Device
Capacity
HT48R064D
64´8
HT48R065D
96´8
HT48R066D
128´8
The two sections of Data Memory, the Special Purpose and General Purpose Data Memory are located
at consecutive locations. All are implemented in RAM and are 8 bits wide but the length of each memory section is dictated by the type of microcontroller chosen. The start address of the Data Memory for
all devices is the address ²00H².
All microcontroller programs require an area of read/write memory where temporary data can be
stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data
Memory. This area of Data Memory is fully accessible by the user program for both read and write
operations. By using the ²SET [m].i² and ²CLR [m].i² instructions individual bits can be set or reset
under program control giving the user a large range of flexibility for bit manipulation in the Data
Memory.
For some devices, the Data Memory is subdivided into two banks, which are selected using a Bank
Pointer. Only data in Bank 0 can be directly addressed, data in Bank 1 must be indirectly addressed.
H T 4 8 R 0 6 4 D
H T 4 8 R 0 6 5 D
H T 4 8 R 0 6 6 D
0 0 H
IA R 0
IA R 0
IA R 0
0 1 H
M P 0
M P 0
M P 0
S p e c ia l
P u rp o s e
R e g is te r s
9 6 b y te s
1 2 8 b y te s
G e n e ra l
P u rp o s e
R e g is te r s
3 F H
4 0 H
7 F H
6 4 b y te s
9 F H
B F H
Data Memory Structure
Note:
Rev. 1.00
Most of the Data Memory bits can be directly manipulated using the ²SET [m].i² and ²CLR
[m].i² with the exception of a few dedicated bits. The Data Memory can also be accessed
through the memory pointer registers.
17
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Special Purpose Data Memory
This area of Data Memory is where registers, necessary for the correct operation of the
microcontroller, are stored. Most of the registers are both readable and writeable but some are
protected and are readable only, the details of which are located under the relevant Special Function
Register section. Note that for locations that are unused, any read instruction to these addresses will
return the value ²00H².
Special Function Registers
To ensure successful operation of the microcontroller, certain internal registers are implemented in the
Data Memory area. These registers ensure correct operation of internal functions such as timers,
interrupts, etc., as well as external functions such as I/O data control. The location of these registers
within the Data Memory begins at the address ²00H² and are mapped into both Bank 0 and Bank 1.
Any unused Data Memory locations between these special function registers and the point where the
General Purpose Memory begins is reserved and attempting to read data from these locations will
return a value of ²00H².
Indirect Addressing Registers - IAR0, IAR1
The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM
register space, do not actually physically exist as normal registers. The method of indirect addressing
for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in
contrast to direct memory addressing, where the actual memory address is specified. Actions on the
IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to
the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a pair,
IAR0 with MP0 and IAR1 with MP1 can together access data from the Data Memory. As the Indirect
Addressing Registers are not physically implemented, reading the Indirect Addressing Registers
indirectly will return a result of ²00H² and writing to the registers indirectly will result in no operation.
Indirect Addressing Program Example
data .section ¢data¢
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 code
org 00h
start:
mov
mov
mov
mov
a,04h
block,a
a,offset adres1
mp0,a
clr
inc
sdz
jmp
IAR0
mp0
block
loop
; setup size of block
; Accumulator loaded with first RAM address
; setup memory pointer with first RAM address
loop:
; clear the data at address defined by MP0
; increment memory pointer
; check if last memory location has been cleared
continue:
The important point to note here is that in the example shown above, no reference is made to specific
Data Memory addresses.
Rev. 1.00
18
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
0 0 H
0 1 H
0 2 H
0 3 H
0 4 H
0 5 H
0 6 H
0 7 H
0 8 H
0 9 H
0 A H
0 B H
0 C H
0 D H
0 E H
0 F H
1 0 H
1 1 H
1 2 H
1 3 H
1 4 H
1 5 H
1 6 H
1 7 H
1 8 H
1 9 H
1 A H
1 B H
1 C H
1 D H
1 E H
1 F H
2 0 H
2 1 H
2 2 H
2 3 H
2 4 H
2 5 H
2 6 H
2 7 H
2 8 H
2 9 H
2 A H
2 B H
2 C H
2 D H
2 E H
2 F H
3 0 H
3 1 H
3 2 H
H T 4 8
IA
M
IA
M
R 0 6 4 D
R 0
P 0
R 1
P 1
A C C
P C L
T B L P
T B L H
W D T S
S T A T U S
IN T C 0
T M R 0
T M R 0 C
P
P
P
C
C
P
P A
P A
A P
A W
P B
P B
B P
P C
P C
C P
T R
T R
C
C
U
K
C
U
U
L 0
L 1
IN T C 1
R E M A P
H T 4 8
IA
M
IA
M
R 0 6 5 D
R 0
P 0
R 1
P 1
H T 4 8
IA
M
IA
M
R 0 6 6 D
R 0
P 0
R 1
P 1
A C C
P C L
T B L P
T B L H
W D T S
S T A T U S
IN T C 0
T M R 0
T M R 0 C
T M R 1
T M R 1 C
P A
P A C
P A P U
P A W K
P B
P B C
P B P U
P C
P C C
P C P U
C T R L 0
C T R L 1
S C O M C
A C C
P C L
T B L P
T B L H
W D T S
S T A T U S
IN T C 0
T M R 0
T M R 0 C
T M R 1
T M R 1 C
P A
P A C
P A P U
P A W K
P B
P B C
P B P U
P C
P C C
P C P U
C T R L 0
C T R L 1
S C O M C
IN T C 1
IN T C 1
R E M A P
P D
P D C
P D P U
R E M A P
3 F H
: U n u s e d , re a d a s "0 0 "
Special Purpose Data Memory
Rev. 1.00
19
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Memory Pointers - MP0, MP1
Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically
implemented in the Data Memory and can be manipulated in the same way as normal registers
providing a convenient way with which to indirectly address and track data. MP0 can only be used to
indirectly address data in Bank 0 while MP1 can be used to address data in Bank 0 and Bank1. When
any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the
microcontroller is directed to, is the address specified by the related Memory Pointer. Note that for the
HT48R064 device, bit 7 of the Memory Pointers is not required to address the full memory space.
When bit 7 of the Memory Pointers for these devices is read, a value of ²1² will be returned. Note that
indirect addressing using MP1 and IAR1 must be used to access any data in Bank 1. The following
example shows how to clear a section of four Data Memory locations already defined as locations adres1
to adres4.
Accumulator - ACC
The Accumulator is central to the operation of any microcontroller and is closely related with
operations carried out by the ALU. The Accumulator is the place where all intermediate results from
the ALU are stored. Without the Accumulator it would be necessary to write the result of each
calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting
in higher programming and timing overheads. Data transfer operations usually involve the temporary
storage function of the Accumulator; for example, when transferring data between one user defined
register and another, it is necessary to do this by passing the data through the Accumulator as no direct
transfer between two registers is permitted.
Program Counter Low Register - PCL
To provide additional program control functions, the low byte of the Program Counter is made
accessible to programmers by locating it within the Special Purpose area of the Data Memory. By
manipulating this register, direct jumps to other program locations are easily implemented. Loading a
value directly into this PCL register will cause a jump to the specified Program Memory location,
however, as the register is only 8-bit wide, only jumps within the current Program Memory page are
permitted. When such operations are used, note that a dummy cycle will be inserted.
Status Register - STATUS
This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag
(OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation
and system management flags are used to record the status and operation of the microcontroller.
With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like
most other registers. Any data written into the status register will not change the TO or PDF flag. In
addition, operations related to the status register may give different results due to the different
instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by
executing the ²CLR WDT² or ²HALT² instruction. The PDF flag is affected only by executing the
²HALT² or ²CLR WDT² instruction or during a system power-up.
The Z, OV, AC and C flags generally reflect the status of the latest operations.
In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not
be pushed onto the stack automatically. If the contents of the status registers are important and if the
interrupt routine can change the status register, precautions must be taken to correctly save it. Note that
bits 0~3 of the STATUS register are both readable and writeable bits.
Rev. 1.00
20
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
STATUS Register
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
TO
PDF
OV
Z
AC
C
R/W
¾
¾
R
R
R/W
R/W
R/W
R/W
POR
¾
¾
0
0
x
x
x
x
²x² unknown
Bit 7, 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Unimplemented, read as ²0²
TO: Watchdog Time-Out flag
0: After power up or executing the ²CLR WDT² or ²HALT² instruction
1: A watchdog time-out occurred.
PDF: Power down flag
0: After power up or executing the ²CLR WDT² instruction
1: By executing the ²HALT² instruction
OV: Overflow flag
0: no overflow
1: an operation results in a carry into the highest-order bit but not a carry out of the
highest-order bit or vice versa.
Z: Zero flag
0: The result of an arithmetic or logical operation is not zero
1: The result of an arithmetic or logical operation is zero
AC: Auxiliary flag
0: no auxiliary carry
1: an operation results in a carry out of the low nibbles in addition, or no borrow from the
high nibble into the low nibble in subtraction
C: Carry flag
0: no carry-out
1: an operation results in a carry during an addition operation or if a borrow does not take place
during a subtraction operation
C is also affected by a rotate through carry instruction.
Input/Output Ports and Control Registers
Within the area of Special Function Registers, the port PA, PB, etc data I/O registers and their
associated control register PAC, PBC, etc play a prominent role. These registers are mapped to specific
addresses within the Data Memory as shown in the Data Memory table. The data I/O registers, are
used to transfer the appropriate output or input data on the port. The control registers specifies which
pins of the port are set as inputs and which are set as outputs. To setup a pin as an input, the
corresponding bit of the control register must be set high, for an output it must be set low. During
program initialisation, it is important to first setup the control registers to specify which pins are
outputs and which are inputs before reading data from or writing data to the I/O ports. One flexible
feature of these registers is the ability to directly program single bits using the ²SET [m].i² and ²CLR
[m].i² instructions. The ability to change I/O pins from output to input and vice versa by manipulating
specific bits of the I/O control registers during normal program operation is a useful feature of these
devices.
Rev. 1.00
21
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
System Control Registers - CTRL0, CTRL1
These registers are used to provide control over various internal functions. Some of these include the
PFD control, certain system clock options, the LXT Oscillator low power control, external Interrupt
edge trigger type, Watchdog Timer enable function, Time Base function division ratio, and the LXT
oscillator enable control.
CTRL0 Register - HT48R064D
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
¾
¾
¾
PFDC
LXTLP
CLKMOD
R/W
¾
¾
¾
¾
¾
R/W
R/W
R/W
POR
¾
¾
¾
¾
¾
0
0
0
CTRL0 Register - HT48R065D/HT48R066D
Bit
7
6
5
4
3
2
1
0
Name
¾
PFDCS
¾
¾
¾
PFDC
LXTLP
CLKMOD
R/W
¾
R/W
¾
¾
¾
R/W
R/W
R/W
POR
¾
0
¾
¾
¾
0
0
0
Bit 7
Bit 6
Unimplemented, read as ²0²
PFDCS: PFD clock source
0: timer0
1: timer1
Bit 5~3
Bit 2
Unimplemented, read as ²0²
PFDC: I/O or PFD
0: I/O
1: PFD
LXTLP: LXT oscillator low power control function
0: LXT Oscillator quick start-up mode
1: LXT Oscillator Low Power Mode
CLKMOD: system clock mode selection.
0: High speed - HIRC used as system clock
1: Low speed - LXT used as system clock, HIRC oscillator stopped.
For HT48R064D/065D/066D, these selections are only valid if the oscillator configuration options
have selected the HIRC+LXT.
Bit 1
Bit 0
Rev. 1.00
22
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
CTRL1 Register
Bit
7
6
5
4
3
2
1
0
Name
INTEG1
INTEG0
TBSEL1
TBSEL0
WDTEN3
WDTEN2
WDTEN1
WDTEN0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
1
0
0
0
1
0
1
0
Bit 7, 6
INTEG1, INTEG0: External interrupt edge type
00: disable
01: rising edge trigger
10: falling edge trigger
11: dual edge trigger
TBSEL1, TBSEL0: Time base period selection
10
00: 2 ´ (1/fTP)
11
01: 2 ´ (1/fTP)
12
10: 2 ´ (1/fTP)
13
11: 2 ´ (1/fTP)
WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT function enable
1010: WDT disabled
Other values: WDT enabled - Recommended value is 0101
If the ²watchdog timer enable² is configuration option is selected, then the watchdog timer will
always be enabled and the WDTEN3~WDTEN0 control bits will have no effect.
Bit 5, 4
Bit 3~0
REMAP Register
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
¾
¾
REMP3
REMP2
¾
¾
R/W
¾
¾
¾
¾
R/W
R/W
¾
¾
POR
¾
¾
¾
¾
0
0
¾
¾
REMAP Register - HT48R064D
Bit 7~4
Bit 3~2
Unimplemented, read as ²0²
REMP3, REMP2:
00: INT/TC0/PFD pin-shared with PA0/PA2/PA1
01: INT/TC0/PFD pin-shared with PA3/PA2/PA1
10: INT/TC0/PFD pin-shared with PB1/PB2/PB0
Bit 1~0
Unimplemented, read as ²0²
REMAP Register - HT48R065D
Bit 7~4
Bit 3~2
Unimplemented, read as ²0²
REMP3, REMP2:
00: INT/TC0/TC1/PFD pin-shared with PA0/PA2/PA6/PA1
01: unused
10: unused
11: INT/TC0/TC1/PFD pin-shared with PC3/PC4/PA6/PC2
Bit 1~0
Unimplemented, read as ²0²
Rev. 1.00
23
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
REMAP Register - HT48R066D
Bit 7~4
Unimplemented, read as ²0²
Bit 3~2
REMP3, REMP2:
00: INT/TC0/TC1/PFD pin-shared with PA0/PA2/PA6/PA1
01: INT/TC0/TC1/PFD pin-shared with PA3/PA2/PA4/PA1
10: INT/TC0/TC1/PFD pin-shared with PA0/PA2/PA4/PA1
11: INT/TC0/TC1/PFD pin-shared with PC3/PC4/PA6/PC2
Bit 1~0
Unimplemented, read as ²0²
Wake-up Function Register - PAWK
When the microcontroller enters the Sleep Mode, various methods exist to wake the device up and
continue with normal operation. One method is to allow a falling edge on the I/O pins to have a
wake-up function. This register is used to select which Port A I/O pins are used to have this wake-up
function.
Pull-high Registers - PAPU, PBPU, PCPU, PDPU
The I/O pins, if configured as inputs, can have internal pull-high resistors connected, which eliminates
the need for external pull-high resistors. This register selects which I/O pins are connected to internal
pull-high resistors.
Software COM Register - SCOMC
The pins PB6, PB7, PC6, PC7 on Port B and Port C can be used as SCOM lines to drive an external
LCD panel. To implement this function, the SCOMC register is used to setup the correct bias voltages
on these pins.
Rev. 1.00
24
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Oscillator
Various oscillator options offer the user a wide range of functions according to their various
application requirements. The flexible features of the oscillator functions ensure that the best optimisation
can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a
combination of configuration options and registers.
System Oscillator Overview
In addition to being the source of the main system clock the oscillators also provide clock sources for
the Watchdog Timer and Time Base functions. External oscillators requiring some external
components as well as a two fully integrated internal oscillators, requiring no external components, are
provided to form a wide range of both fast and slow system oscillators.
Type
Name
Freq.
Pins
External Crystal
HXT
400kHz~12MHz
OSC1/OSC2
External RC
ERC
400kHz~12MHz
OSC1
Internal High Speed RC
HIRC
4, 8 or 12MHz
¾
External Low Speed Crystal
LXT
32768Hz
OSC1/OSC2
Internal Low Speed RC
LIRC
13kHz
¾
System Clock Configurations
There are five system oscillators. Three high speed oscillators and two low speed oscillators. The high
speed oscillators are the external crystal/ceramic oscillator -- HXT, the external -- ERC, and the
internal RC oscillator -- HIRC. The two low speed oscillator are the external 32768Hz oscillator -LXT and the internal 13kHz (VDD=5V) oscillator -- LIRC.
External Crystal/Resonator Oscillator - HXT
The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and
feedback for oscillation. However, for some crystals and most resonator types, to ensure oscillation
and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and
C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator
manufacturer¢s specification.
C 1
O S C 1
R p
R f
O S C 2
C 2
In te r n a l
O s c illa to r
C ir c u it
T o in te r n a l
c ir c u its
N o te : 1 . R p is n o r m a lly n o t r e q u ir e d . C 1 a n d C 2 a r e r e q u ir e d .
2 . A lth o u g h n o t s h o w n O S C 1 /O S C 2 p in s h a v e a p a r a s itic
c a p a c ita n c e o f a r o u n d 7 p F .
Crystal/Resonator Oscillator - HXT
Rev. 1.00
25
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Crystal Oscillator C1 and C2 Values
Crystal Frequency
C1
C2
12MHz
8pF
10pF
8MHz
8pF
10pF
4MHz
8pF
10pF
1MHz
100pF
100pF
Note:
C1 and C2 values are for guidance only.
Crystal Recommended Capacitor Values
External RC Oscillator - ERC
Using the ERC oscillator only requires that a resistor, with a value between 24kW and 1.5MW, is
connected between OSC1 and VDD, and a capacitor is connected between OSC and ground,
providing a low cost oscillator configuration. It is only the external resistor that determines the
oscillation frequency; the external capacitor has no influence over the frequency and is connected for
stability purposes only. Device trimming during the manufacturing process and the inclusion of
internal frequency compensation circuits are used to ensure that the influence of the power supply
voltage, temperature and process variations on the oscillation frequency are minimised. As a
resistance/frequency reference point, it can be noted that with an external 120kW resistor connected
and with a 5V voltage power supply and temperature of 25 degrees, the oscillator will have a frequency
of 4MHz within a tolerance of 2%. Here only the OSC1 pin is used, which is shared with I/O pin PA6,
leaving pin PA5 free for use as a normal I/O pin.
V
R
D D
O S C
P A 6 /O S C 1
4 7 0 p F
P A 5 /O S C 2
External RC Oscillator - ERC
Internal RC Oscillator - HIRC
The internal RC oscillator is a fully integrated system oscillator requiring no external components. The
internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming
during the manufacturing process and the inclusion of internal frequency compensation circuits are
used to ensure that the influence of the power supply voltage, temperature and process variations on
the oscillation frequency are minimised. As a result, at a power supply of either 3V or 5V and at a
temperature of 25 degrees, the fixed oscillation frequency of 4MHz, 8MHz or 12MHz will have a
tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external
pins for its operation, I/O pins PA5 and PA6 are free for use as normal I/O pins.
P A 5 /O S C 2
P A 6 /O S C 1
In te rn a l R C
O s c illa to r
N o te : P A 5 /P A 6 u s e d a s n o rm a l I/O s
Internal RC Oscillator - HIRC
Rev. 1.00
26
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
External 32768Hz Crystal Oscillator - LXT
When the microcontroller enters the Sleep Mode, the system clock is switched off to stop
microcontroller activity and to conserve power. However, in many microcontroller applications it may
be necessary to keep the internal timers operational even when the microcontroller is in the
Power-down Mode. To do this, another clock, independent of the system clock, must be provided. To
do this a configuration option exists to allow a high speed oscillator to be used in conjunction with a a
low speed oscillator, known as the LXT oscillator. The LXT oscillator is implemented using a
32768Hz crystal connected to pins OSC1/OSC2 for the HT48R064D/65D/66D. However, for some
crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value
external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with
the crystal or resonator manufacturer¢s specification. The external parallel feedback resistor, Rp, is
required. For the HT48R064D/65D/66D devices the LXT oscillator must be used together with the
HIRC oscillator.
In te r n a l
O s c illa to r
C ir c u it
C 1
R p
3 2 7 6 8 H z
In te rn a l R C
O s c illa to r
T o in te r n a l
c ir c u its
C 2
N o te : 1 . R p , C 1 a n d C 2 a r e r e q u ir e d .
2 . A lth o u g h n o t s h o w n p in s h a v e a
p a r a s itic c a p a c ita n c e o f a r o u n d 7 p F .
External LXT Oscillator - LXT
LXT Oscillator C1 and C2 Values
Crystal Frequency
C1
C2
32768Hz
8pF
10pF
Note:
1. C1 and C2 values are for guidance only.
2. RP=5M~10MW is recommended.
32768 Hz Crystal Recommended Capacitor Values
LXT Oscillator Low Power Function
The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode.
The mode selection is executed using the LXTLP bit in the CTRL0 register.
LXTLP Bit
LXT Mode
0
Quick Start
1
Low-power
After power on the LXTLP bit will be automatically cleared to zero ensuring that the LXT oscillator
is in the Quick Start operating mode. In the Quick Start Mode the LXT oscillator will power up and
stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the
Low-power mode by setting the LXTLP bit high. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. In power sensitive applications, such as battery applications, where power
consumption must be kept to a minimum, it is therefore recommended that the application program
sets the LXTLP bit high about 2 seconds after power-on.
Rev. 1.00
27
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
It should be noted that, no matter what condition the LXTLP bit is set to, the LXT oscillator will always
function normally, the only difference is that it will take more time to start up if in the Low-power
mode.
Internal Low Speed Oscillator - LIRC
The LIRC is a fully self-contained free running on-chip RC oscillator with a typical frequency of
13kHz at 5V requiring no external components. When the device enters the Sleep Mode, the system
clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active.
However, to preserve power in certain applications the LIRC can be disabled via a configuration
option.
Operating Modes
By using the LXT low frequency oscillator in combination with a high frequency oscillator, the system
can be selected to operate in a number of different modes. These Modes are Normal, Slow and Sleep.
Mode Types and Selection
The higher frequency oscillators provide higher performance but carry with it the disadvantage of
higher power requirements, while the opposite is of course true for the lower frequency oscillators.
With the capability of dynamically switching between fast and slow oscillators, the device has the
flexibility to optimise the performance/power ratio, a feature especially important in power sensitive
portable applications.
For these devices, if the LXT oscillator is used then the internal RC oscillator, HIRC, must be used as
the high frequency oscillator. If the HXT or the ERC oscillator is chosen as the high frequency system
clock then the LXT oscillator cannot be used for sharing the same pins. The CLKMOD bit in the
CTRL0 register can be used to switch the system clock from the high speed HIRC oscillator to the low
speed LXT oscillator. When the HALT instruction is executed and the device enters the Sleep Mode
the LXT oscillator will always continue to run. For these devices the LXT crystal is connected to the
OSC1/OSC2 pins and LXT will always run (the LXTEN bit is not used).
Note that CLKMOD is only valid in HIRC+LXT oscillator configuration.
f
H X T
C L K M O D
( D e te r m in e N o r m a l/
S lo w M o d e )
H X T
C o n fig u r a tio n o p tio n
f
E R C
f
H IR C
E R C
M U X
H IR C
( N o r m a l)
M U X
(S L O W
f
f
S Y S
)
L X T
L X T
C o n fig u r a tio n o p tio n
L IR C
f
L IR C
f
M U X
S Y S
T o w a tc h d o g tim e r
/4
System Clock Configurations
Rev. 1.00
28
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
For all devices, when the system enters the Sleep Mode, the high frequency system clock will always
stop running. The accompanying tables shows the relationship between the CLKMOD bit, the HALT
instruction and the high/low frequency oscillators. The CLMOD bit can change normal or Slow Mode.
Operating Mode Control
OSC1/OSC2 Configuration
Operating
Mode
Normal
HIRC + LXT
HXT
ERC
HIRC
HIRC
LXT
Run
Run
Run
Run
Run
Slow
¾
¾
¾
Stop
Run
Sleep
Stop
Stop
Stop
Stop
Run
²¾² unimplemented
Mode Switching
The devices are switched between one mode and another using a combination of the CLKMOD bit in
the CTRL0 register and the HALT instruction. The CLKMOD bit chooses whether the system runs in
either the Normal or Slow Mode by selecting the system clock to be sourced from either a high or low
frequency oscillator. The HALT instruction forces the system into either the Sleep Mode, depending
upon whether the LXT oscillator is running or not. The HALT instruction operates independently of
the CLKMOD bit condition.
When a HALT instruction is executed and the LXT oscillator is not running, the system enters the
Sleep mode the following conditions exist:
·
The system oscillator will stop running and the application program will stop at the ²HALT²
instruction.
·
The Data Memory contents and registers will maintain their present condition.
·
The WDT will be cleared and resume counting if the WDT clock source is selected to come from the
WDT or LXT oscillator. The WDT will stop if its clock source originates from the system clock.
·
The I/O ports will maintain their present condition.
·
In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO,
will be cleared.
Standby Current Considerations
As the main reason for entering the Sleep Mode is to keep the current consumption of the MCU to as
low a value as possible, perhaps only in the order of several micro-amps, there are other considerations
which must also be taken into account by the circuit designer if the power consumption is to be
minimised.
Special attention must be made to the I/O pins on the device. All high-impedance input pins must be
connected to either a fixed high or low level as any floating input pins could create internal oscillations
and result in increased current consumption. Care must also be taken with the loads, which are
connected to I/O pins, which are setup as outputs. These should be placed in a condition in which
minimum current is drawn or connected only to external circuits that do not draw current, such as other
CMOS inputs.
If the configuration options have enabled the Watchdog Timer internal oscillator LIRC then this will
continue to run when in the Sleep Mode and will thus consume some power. For power sensitive
applications it may be therefore preferable to use the system clock source for the Watchdog Timer. The
LXT, if configured for use, will also consume a limited amount of power, as it continues to run when
Rev. 1.00
29
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
the device enters the Sleep Mode. To keep the LXT power consumption to a minimum level the
LXTLP bit in the CTRL0 register, which controls the low power function, should be set high.
Wake-up
After the system enters the Sleep Mode, it can be woken up from one of various sources listed as
follows:
·
An external reset
·
An external falling edge on PA0 to PA7
·
A system interrupt
·
A WDT overflow
If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the
wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the
²HALT² instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.
Pins PA0 to PA7 can be setup via the PAWUK register to permit a negative transition on the pin to
wake-up the system. When a PA0 to PA7 pin wake-up occurs, the program will resume execution at the
instruction following the ²HALT² instruction.
If the system is woken up by an interrupt, then two possible situations may occur. The first is where the
related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program
will resume execution at the instruction following the ²HALT² instruction. In this situation, the
interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later
when the related interrupt is finally enabled or when a stack level becomes free. The other situation is
where the related interrupt is enabled and the stack is not full, in which case the regular interrupt
response takes place. If an interrupt request flag is set to ²1² before entering the Sleep Mode, then any
future interrupt requests will not generate a wake-up function of the related interrupt will be ignored.
No matter what the source of the wake-up event is, once a wake-up event occurs, there will be a time
delay before normal program execution resumes. Consult the table for the related time.
Wake-up
Source
External RES
Oscillator Type
ERC, IRC
Crystal
tRSDT + tSST2
tRSDT + tSST2
tSST1
tSST2
PA Port
Interrupt
WDT Overflow
Note: 1. tRSTD (reset delay time), tSYS (system clock)
2. tRSTD is power-on delay, typical time=50ms
3. tSST1= 2 tSYS
4. tSST2= 128 tSYS
Wake-up Delay Time
Rev. 1.00
30
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Watchdog Timer
The Watchdog Timer, also known as the WDT, is provided to inhibit program malfunctions caused by
the program jumping to unknown locations due to certain uncontrollable external events such as
electrical noise.
Watchdog Timer Operation
It operates by providing a device reset when the Watchdog Timer counter overflows. Note that if the
Watchdog Timer function is not enabled, then any instructions related to the Watchdog Timer will
result in no operation.
Setting up the various Watchdog Timer options are controlled via the configuration options and two
internal registers WDTS and CTRL1. Enabling the Watchdog Timer can be controlled by both a
configuration option and the WDTEN bits in the CTRL1 internal register in the Data Memory.
Configuration
Option
CTRL1
Register
WDT
Function
Disable
Disable
OFF
Disable
Enable
ON
Enable
x
ON
Watchdog Timer On/Off Control
The Watchdog Timer will be disabled if bits WDTEN3~WDTEN0 in the CTRL1 register are written
with the binary value 1010B and WDT configuration option is disable. This will be the condition
when the device is powered up. Although any other data written to WDTEN3~WDTEN0 will ensure
that the Watchdog Timer is enabled, for maximum protection it is recommended that the value
0101B is written to these bits.
The Watchdog Timer clock can emanate from three different sources, selected by configuration option.
These are LXT, fSYS/4, or LIRC. It is important to note that when the system enters the Sleep Mode the
instruction clock is stopped, therefore if the configuration options have selected fSYS/4 as the Watchdog
Timer clock source, the Watchdog Timer will cease to function. For systems that operate in noisy
environments, using the LIRC or the LXT as the clock source is therefore the recommended choice. The
division ratio of the prescaler is determined by bits 0, 1 and 2 of the WDTS register, known as WS0, WS1
and WS2. If the Watchdog Timer internal clock source is selected and with the WS0, WS1 and WS2 bits
of the WDTS register all set high, the prescaler division ratio will be 1:128, which will give a maximum
time-out period.
C L R
W D T 1 F la g
C L R
W D T 2 F la g
C le a r W D T T y p e
C o n fig u r a tio n O p tio n
1 o r 2 In s tr u c tio n s
fS
/4
L X T
L IR C
Y S
C L R
C o n fig .
O p tio n
S e le c t
fW
D T C K
W D T C lo c k S o u r c e S e le c tio n
1 5 s ta g e c o u n te r
W D T T im e - o u t
W S 2 ~ W S 0
Watchdog Timer
Rev. 1.00
31
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the
status bit TO. However, if the system is in the Sleep Mode, when a Watchdog Timer time-out occurs,
the device will be woken up, the TO bit in the status register will be set and only the Program Counter
and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog
Timer. The first is an external hardware reset, which means a low level on the external reset pin, the
second is using the Clear Watchdog Timer software instructions and the third is when a HALT
instruction is executed. There are two methods of using software instructions to clear the Watchdog
Timer, one of which must be chosen by configuration option. The first option is to use the single ²CLR
WDT² instruction while the second is to use the two commands ²CLR WDT1² and ²CLR WDT2². For
the first option, a simple execution of ²CLR WDT² will clear the Watchdog Timer while for the second
option, both ²CLR WDT1² and ²CLR WDT2² must both be executed to successfully clear the
Watchdog Timer. Note that for this second option, if ²CLR WDT1² is used to clear the Watchdog
Timer, successive executions of this instruction will have no effect, only the execution of a ²CLR
WDT2² instruction will clear the Watchdog Timer. Similarly after the ²CLR WDT2² instruction has
been executed, only a successive ²CLR WDT1² instruction can clear the Watchdog Timer.
WDTS Register
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
¾
¾
¾
WS2
WS1
WS0
R/W
¾
¾
¾
¾
¾
R/W
R/W
R/W
POR
¾
¾
¾
¾
¾
1
1
1
Bit 7~3 :
Bit 2~0
Rev. 1.00
unimplemented, read as ²0²
WS2, WS1, WS0: WDT time-out period selection
8
000: 2 tWDTCK
9
001: 2 tWDTCK
10
010: 2 tWDTCK
11
011: 2 tWDTCK
12
100: 2 tWDTCK
13
101: 2 tWDTCK
14
110: 2 tWDTCK
15
111: 2 tWDTCK
32
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Reset and Initialisation
A reset function is a fundamental part of any microcontroller ensuring that the device can be set to
some predetermined condition irrespective of outside parameters. The most important reset condition
is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the
microcontroller, after a short delay, will be in a well defined state and ready to execute the first
program instruction. After this power-on reset, certain important internal registers will be set to
defined states before the program commences. One of these registers is the Program Counter, which
will be reset to zero forcing the microcontroller to begin program execution from the lowest Program
Memory address.
In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset
condition when the microcontroller is running. One example of this is where after power has been
applied and the microcontroller is already running, the RES line is forcefully pulled low. In such a
case, known as a normal operation reset, some of the microcontroller registers remain unchanged
allowing the microcontroller to proceed with normal operation after the reset line is allowed to return
high. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All
types of reset operations result in different register conditions being setup.
Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the RES
reset is implemented in situations where the power supply voltage falls below a certain threshold.
Reset Functions
There are five ways in which a microcontroller reset can occur, through events occurring both
internally and externally:
Power-on Reset
The most fundamental and unavoidable reset is the one that occurs after power is first applied to the
microcontroller. As well as ensuring that the Program Memory begins execution from the first
memory address, a power-on reset also ensures that certain other registers are preset to known
conditions. All the I/O port and port control registers will power up in a high condition ensuring that all
pins will be first set to inputs.
Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is
not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable
of providing proper reset operation. For this reason it is recommended that an external RC network is
connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an
extended period to allow the power supply to stabilise. During this time delay, normal operation of the
microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay
time tRSTD is invoked to provide an extra delay time after which the microcontroller will begin normal
operation. The abbreviation SST in the figures stands for System Start-up Timer.
V D D
0 .9 V
R E S
D D
t RR
SS TT DD ++
t SS
SS TT
In te rn a l R e s e t
Note: tRSTD is power-on delay, typical time=50ms
Power-On Reset Timing Chart
For most applications a resistor connected between VDD and the RES pin and a capacitor connected
between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to
the RES pin should be kept as short as possible to minimise any stray noise interference.
Rev. 1.00
33
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
For applications that operate within an environment where more noise is present the Enhanced Reset
Circuit shown is recommended.
V
D D
0 .0 1 m F * *
V D D
1 N 4 1 4 8 *
1 0 k W ~
1 0 0 k W
R E S /P A 7
3 0 0 W *
0 .1 ~ 1 m F
V S S
Note:
²*² It is recommended that this component is added for added ESD protection
²**² It is recommended that this component is added in environments where power line noise
is significant
External RES Circuit
More information regarding external reset circuits is located in Application Note HA0075E on the
Holtek website.
RES Pin Reset
This type of reset occurs when the microcontroller is already running and the RES pin is forcefully
pulled low by external hardware such as an external switch. In this case as in the case of other reset, the
Program Counter will reset to zero and program execution initiated from this point.
0 .4 V
R E S
0 .9 V
D D
D D
tR
S T D
+
tS
S T
In te rn a l R e s e t
Note: tRSTD is power-on delay, typical time=50ms
RES Reset Timing Chart
Low Voltage Reset - LVR
The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the
device. The LVR function is selected via a configuration option. If the supply voltage of the device
drops to within a range of 0.9V~VLVR such as might occur when changing the battery, the LVR will
automatically reset the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in
the range between 0.9V~VLVR must exist for a time greater than that specified by tLVR in the A.C.
characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low
supply voltage and will not perform a reset function. The actual VLVR value can be selected via
configuration options.
L V R
tR
S T D
+
tS
S T
In te rn a l R e s e t
Note: tRSTD is power-on delay, typical time=50ms
Low Voltage Reset Timing Chart
Rev. 1.00
34
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Watchdog Time-out Reset during Normal Operation
The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to ²1².
W D T T im e - o u t
tR
S T D
+
tS
S T
In te rn a l R e s e t
Note: tRSTD is power-on delay, typical time=50ms
WDT Time-out Reset during Normal Operation Timing Chart
Watchdog Time-out Reset during Sleep Mode
The Watchdog time-out Reset during Sleep mode is a little different from other kinds of reset. Most of
the conditions remain unchanged except that the Program Counter and the Stack Pointer will be
cleared to ²0² and the TO flag will be set to ²1². Refer to the A.C. Characteristics for tSST details.
W D T T im e - o u t
tS
S T
In te rn a l R e s e t
WDT Time-out Reset during Sleep Timing Chart
Note: The tSST can be chosen to be either 2 clock cycles via configuration option if the system clock source is
provided by ERC or HIRC. The SST is 128 for HXT or LXT.
Reset Initial Conditions
The different types of reset described affect the reset flags in different ways. These flags, known as
PDF and TO are located in the status register and are controlled by various microcontroller operations,
such as the Sleep function or Watchdog Timer. The reset flags are shown in the table:
TO
PDF
0
0
Power-on reset
RESET Conditions
u
u
RES or LVR reset during Normal or Slow Mode operation
1
u
WDT time-out reset during Normal or Slow Mode operation
1
1
WDT time-out reset during Sleep Mode operation
Note: ²u² stands for unchanged
The following table indicates the way in which the various components of the microcontroller are
affected after a power-on reset occurs.
Item
Rev. 1.00
Condition After RESET
Program Counter
Reset to zero
Interrupts
All interrupts will be disabled
WDT
Clear after reset, WDT begins counting
Timer/Event Counter
Timer Counter will be turned off
Prescaler
The Timer Counter Prescaler will be cleared
Input/Output Ports
I/O ports will be setup as inputs
Stack Pointer
Stack Pointer will point to the top of the stack
35
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
The different kinds of resets all affect the internal registers of the microcontroller in different ways. To
ensure reliable continuation of normal program executio n after a reset occurs, it is important to know
what condition the microcontroller is in after a particular reset occurs. The following table describes
how each type of reset affects each of the microcontroller internal registers.
HT48R064D
HT48R065D
HT48R066D
Power-on
Reset
PCL
·
·
·
0000 0000
MP0
·
1xxx xxxx
MP1
·
1xxx xxxx
1xxx xxxx
1xxx xxxx
1uuu uuuu
Register
RES or LVR
Reset
WDT Time-out
(Normal Operation)
WDT Time-out
(Sleep)
0000 0000
0000 0000
0000 0000
1xxx xxxx
1xxx xxxx
1uuu uuuu
MP0
·
·
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
MP1
·
·
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
ACC
·
·
·
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLP
·
·
·
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
·
·
·
TBLH
--xx xxxx
--uu uuuu
--uu uuuu
--uu uuuu
-xxx xxxx
-uuu uuuu
-uuu uuuu
-uuu uuuu
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
WDTS
·
·
·
---- -111
---- -111
---- -111
---- -uuu
STATUS
·
·
·
--00 xxxx
--uu uuuu
--1u uuuu
--11 uuuu
INTC0
·
·
·
-000 0000
-000 0000
-000 0000
-uuu uuuu
---0 ---0
---0 ---0
---0 ---0
---u ---u
INTC1
·
·
·
--00 --00
--00 --00
--00 --00
--uu --uu
TMR0
·
·
·
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
TMR0C
·
·
·
0000 1000
0000 1000
0000 1000
uuuu uuuu
·
·
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
TMR1
·
·
0000 1---
0000 1---
0000 1---
uuuu u---
PA
·
·
·
1111 1111
1111 1111
1111 1111
uuuu uuuu
PAC
·
·
·
1111 1111
1111 1111
1111 1111
uuuu uuuu
PAWK
·
·
·
0000 0000
0000 0000
0000 0000
uuuu uuuu
PAPU
·
·
·
-000 0000
-000 0000
-000 0000
-uuu uuuu
PB
·
--11 1111
--11 1111
--11 1111
--uu uuuu
PBC
·
--11 1111
--11 1111
--11 1111
--uu uuuu
PBPU
·
--00 0000
-000 0000
-000 0000
--uu uuuu
TMR1C
PB
·
·
1111 1111
1111 1111
1111 1111
uuuu uuuu
PBC
·
·
1111 1111
1111 1111
1111 1111
uuuu uuuu
PBPU
·
·
0000 0000
0000 0000
0000 0000
uuuu uuuu
PC
·
---1 1111
---1 1111
---1 1111
---u uuuu
PCC
·
---1 1111
---1 1111
---1 1111
---u uuuu
PCPU
·
---0 0000
---0 0000
---0 0000
---u uuuu
1111 1111
1111 1111
1111 1111
uuuu uuuu
PC
Rev. 1.00
·
·
36
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
HT48R065D
HT48R066D
PCC
·
·
1111 1111
1111 1111
1111 1111
uuuu uuuu
PCPU
·
·
0000 0000
0000 0000
0000 0000
uuuu uuuu
PD
·
---- --11
---- --11
---- --11
---- --uu
PDC
·
---- --11
---- --11
---- --11
---- --uu
PDPU
·
---- --00
---- --00
---- --00
---- --uu
--0- 0000
--0- 0000
--0- 0000
--u- uuuu
-00- 0000
-00- 0000
-00- 0000
-uu- uuuu
HT48R064D
Power-on
Reset
Register
·
·
CTRL0
CTRL1
SCOMC
Note:
·
RES or LVR
Reset
WDT Time-out
(Normal Operation)
WDT Time-out
(Sleep)
·
-000 0000
-000 0000
-000 0000
-uuu uuuu
·
·
1000 1010
1000 1010
1000 1010
uuuu uuuu
·
·
0000 0000
0000 0000
0000 0000
uuuu uuuu
²-² not implemented
²u² means ²unchanged²
²x² means ²unknown²
Rev. 1.00
37
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Input/Output Ports
Holtek microcontrollers offer considerable flexibility on their I/O ports. Most pins can have either an
input or output designation under user program control. Additionally, as there are pull-high resistors
and wake-up software configurations, the user is provided with an I/O structure to meet the needs of a
wide range of application possibilities.
For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising
edge of instruction ²MOV A,[m]², where m denotes the port address. For output operation, all the data
is latched and remains unchanged until the output latch is rewritten.
Pull-high Resistors
Many product applications require pull-high resistors for their switch inputs usually requiring the use of
an external resistor. To eliminate the need for these external resistors, when configured as an input have
the capability of being connected to an internal pull-high resistor. These pull-high resistors are selectable
via a register known as PAPU, PBPU, PCPU, PDPU, PEPU and PFPU located in the Data Memory. The
pull-high resistors are implemented using weak PMOS transistors. Note that pin PA7 does not have a
pull-high resistor selection.
Port A Wake-up
If the HALT instruction is executed, the device will enter the Sleep Mode, where the system clock will
stop resulting in power being conserved, a feature that is important for battery and other low-power
applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic
condition on one of the PA0~PA7 pins from high to low. After a HALT instruction forces the
microcontroller into entering the Sleep Mode, the processor will remain in a low-power state until the
logic condition of the selected wake-up pin on Port A changes from high to low. This function is
especially suitable for applications that can be woken up via external switches. Note that pins PA0 to
PA7 can be selected individually to have this wake-up feature using an internal register known as
PAWK, located in the Data Memory.
PAWK, PAC, PAPU, PBC, PBPU, PCC, PCPU, PDC, PDPU Register - HT48R064D
Register
Name
POR
PAWK
Bit
7
6
5
4
3
2
1
0
00H
PAWK7
PAWK6
PAWK5
PAWK4
PAWK3
PAWK2
PAWK1
PAWK0
PAC
FFH
PAC7
PAC6
PAC5
PAC4
PAC3
PAC2
PAC1
PAC0
PAPU
00H
¾
PAPU6
PAPU5
PAPU4
PAPU3
PAPU2
PAPU1
PAPU0
PBC
1FH
¾
¾
¾
PBC4
PBC3
PBC2
PBC1
PBC0
PBPU
00H
¾
¾
¾
PBPU4
PBPU3
PBPU2
PBPU1
PBPU0
PCC
1FH
¾
¾
¾
PCC4
PCC3
PCC2
PCC1
PCC0
PCPU
00H
¾
¾
¾
PCPU4
PCPU3
PCPU2
PCPU1
PCPU0
²¾² Unimplemented, read as ²0²
PAWKn: PA wake-up function enable
0: disable
1: enable
PACn/PBCn/PCCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn: Pull-high function enable
0: disable
1: enable
Rev. 1.00
38
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
PAWK, PAC, PAPU, PBC, PBPU, PCC, PCPU, PDC, PDPU Register - HT48R065D
Register
Name
POR
Bit
7
6
5
4
3
2
1
0
PAWK
00H
PAWK7
PAWK6
PAWK5
¾
¾
PAWK2
PAWK1
PAWK0
PAC
E7H
PAC7
PAC6
PAC5
¾
¾
PAC2
PAC1
PAC0
PAPU
00H
¾
PAPU6
PAPU5
¾
¾
PAPU2
PAPU1
PAPU0
PBC
FFH
PBC7
PBC6
PBC5
PBC4
PBC3
PBC2
PBC1
PBC0
PBPU
00H
PBPU7
PBPU6
PBPU5
PBPU4
PBPU3
PBPU2
PBPU1
PBPU0
PCC
FFH
PCC7
PCC6
PCC5
PCC4
PCC3
PCC2
PCC1
PCC0
PCPU
00H
PCPU7
PCPU6
PCPU5
PCPU4
PCPU3
PCPU2
PCPU1
PCPU0
²¾² Unimplemented, read as ²0²
PAWKn: PA wake-up function enable
0: disable
1: enable
PACn/PBCn/PCCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn: Pull-high function enable
0: disable
1: enable
PAWK, PAC, PAPU, PBC, PBPU, PCC, PCPU, PDC, PDPU Register - HT48R066D
Register
Name
POR
Bit
7
6
5
4
3
2
1
0
PAWK0
PAWK
00H
PAWK7
PAWK6
PAWK5
PAWK4
PAWK3
PAWK2
PAWK1
PAC
FFH
PAC7
PAC6
PAC5
PAC4
PAC3
PAC2
PAC1
PAC0
PAPU
00H
¾
PAPU6
PAPU5
PAPU4
PAPU3
PAPU2
PAPU1
PAPU0
PBC
FFH
PBC7
PBC6
PBC5
PBC4
PBC3
PBC2
PBC1
PBC0
PBPU
00H
PBPU7
PBPU6
PBPU5
PBPU4
PBPU3
PBPU2
PBPU1
PBPU0
PCC
FFH
PCC7
PCC6
PCC5
PCC4
PCC3
PCC2
PCC1
PCC0
PCPU
00H
PCPU7
PCPU6
PCPU5
PCPU4
PCPU3
PCPU2
PCPU1
PCPU0
PDC
03H
¾
¾
¾
¾
¾
¾
PDC1
PDC0
PDPU
00H
¾
¾
¾
¾
¾
¾
PDPU1
PDPU0
²¾² Unimplemented, read as ²0²
PAWKn: PA wake-up function enable
0: disable
1: enable
PACn/PBCn/PCCn/PDCn/PECn/PFCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn/PDPUn/PEPUn/PFPUn: Pull-high function enable
0: disable
1: enable
Rev. 1.00
39
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
I/O Port Control Registers
Each Port has its own control register, known as PAC, PBC, PCC, PDC which controls the
input/output configuration. With this control register, each I/O pin with or without pull-high resistors
can be reconfigured dynamically under software control. For the I/O pin to function as an input, the
corresponding bit of the control register must be written as a ²1². This will then allow the logic state of
the input pin to be directly read by instructions. When the corresponding bit of the control register is
written as a ²0², the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output,
instructions can still be used to read the output register. However, it should be noted that the program
will in fact only read the status of the output data latch and not the actual logic status of the output pin.
Pin-shared Functions
The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than
one function. Limited numbers of pins can force serious design constraints on designers but by
supplying pins with multi-functions, many of these difficulties can be overcome. For some pins, the
chosen function of the multi-function I/O pins is set by configuration options while for others the
function is set by application program control.
External Interrupt Input
The external interrupt pin, INT, is pin-shared with an I/O pin. To use the pin as an external interrupt
input the correct bits in the INTC0 register must be programmed. The pin must also be setup as an
input by setting the PAC3 bit in the Port Control Register. A pull-high resistor can also be selected via
the appropriate port pull-high resistor register. Note that even if the pin is setup as an external interrupt
input the I/O function still remains.
External Timer/Event Counter Input
The Timer/Event Counter pins, TC0, TC1 and TC2 are pin-shared with I/O pins. For these shared pins
to be used as Timer/Event Counter inputs, the Timer/Event Counter must be configured to be in the
Event Counter or Pulse Width Capture Mode. This is achieved by setting the appropriate bits in the
Timer/Event Counter Control Register. The pins must also be setup as inputs by setting the
appropriate bit in the Port Control Register. Pull-high resistor options can also be selected using the
port pull-high resistor registers. Note that even if the pin is setup as an external timer input the I/O
function still remains.
PFD Output
The PFD function output is pin-shared with an I/O pin. The output function of this pin is chosen using
the CTRL0 register. Note that the corresponding bit of the port control register, must setup the pin
as an output to enable the PFD output. If the port control register has setup the pin as an input, then the
pin will function as a normal logic input with the usual pull-high selection, even if the PFD function
has been selected.
SCOM Driver Pins
Pins PB0~PB3 on Port B can be used as LCD COM driver pins. This function is controlled using the
SCOMC register which will generate the necessary 1/2 bias signals on these four pins.
Rev. 1.00
40
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
I/O Pin Structures
The diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O pin
may differ from these drawings, they are supplied as a guide only to assist with the functional
understanding of the I/O pins.
Programming Considerations
Within the user program, one of the first things to consider is port initialisation. After a reset, the I/O
data register and I/O port control register will be set high. This means that all I/O pins will default to an
input state, the level of which depends on the other connected circuitry and whether pull-high options
have been selected. If the port control registers, are then programmed to setup some pins as outputs,
these output pins will have an initial high output value unless the associated port data register is first
programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by
loading the correct value into the port control register or by programming individual bits in the port
control register using the ²SET [m].i² and ²CLR [m].i² instructions. Note that when using these bit
control instructions, a read-modify-write operation takes place. The microcontroller must first read in
the data on the entire port, modify it to the required new bit values and then rewrite this data back to the
output ports.
T 1
S y s te m
T 2
T 3
T 1
T 4
T 2
T 3
T 4
C lo c k
P o rt D a ta
R e a d fro m
P o rt
W r ite to P o r t
Read Modify Write Timing
Pins PA0 to PA7 each have a wake-up functions, selected via the PAWK register. When the device is in
the Sleep Mode, various methods are available to wake the device up. One of these is a high to low
transition of any of the these pins. Single or multiple pins on Port A can be setup to have this function.
V
P u ll- H ig h
S e le c t
C o n tr o l B it
D a ta B u s
W r ite C o n tr o l R e g is te r
Q
D
W r ite D a ta R e g is te r
S
I/O
S y s te m
p in
D a ta B it
Q
D
C K
Q
S
R e a d D a ta R e g is te r
W e a k
P u ll- u p
Q
C K
C h ip R e s e t
R e a d C o n tr o l R e g is te r
D D
M
U
X
P A o n ly
W a k e -u p
W a k e - u p S e le c t
Generic Input/Output Ports
Rev. 1.00
41
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
D a ta B u s
C o n tr o l B it
Q
D
W r ite C o n tr o l R e g is te r
C K
Q
S
C h ip R e s e t
P A 7 /R E S
R e a d C o n tr o l R e g is te r
D a ta B it
Q
D
W r ite D a ta R e g is te r
C K
S
Q
M
R e a d D a ta R e g is te r
S y s te m
U
X
W a k e -u p (P A 7 )
P A W K 7
R E S fo r P A 7 o n ly
PA7 NMOS Input/Output Port
V
P u ll- H ig h
S e le c t
D a ta B u s
W r ite C o n tr o l R e g is te r
C o n tr o l B it
Q
D
D D
W e a k
P u ll- u p
Q
C K
S
C h ip R e s e t
R e a d C o n tr o l R e g is te r
W r ite D a ta R e g is te r
P B 0
P B 6
P C 0
P C 6
D a ta B it
Q
D
~ P
/S
~ P
/S
B 5
C O
C 5
C O
,
M 0 ~ P B 7 /S C O M 1
,
M 2 ~ P C 7 /S C O M 2
Q
C K
S
M
R e a d D a ta R e g is te r
U
X
V
D D
/2
C O M n E N
S C O M E N
PB and PC Input/Output Ports
Rev. 1.00
42
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Timer/Event Counters
The provision of timers form an important part of any microcontroller, giving the designer a means of
carrying out time related functions. The devices contain from one to three count-up timer of 8-bit
capacity. As the timers have three different operating modes, they can be configured to operate as a
general timer, an external event counter or as a pulse width capture device. The provision of an internal
prescaler to the clock circuitry on gives added range to the timers.
There are two types of registers related to the Timer/Event Counters. The first is the register that
contains the actual value of the timer and into which an initial value can be preloaded. Reading from
this register retrieves the contents of the Timer/Event Counter. The second type of associated register
is the Timer Control Register which defines the timer options and determines how the timer is to be
used. The device can have the timer clock configured to come from the internal clock source. In
addition, the timer clock source can also be configured to come from an external timer pin.
Configuring the Timer/Event Counter Input Clock Source
The Timer/Event Counter clock source can originate from various sources, an internal clock or an
external pin. The internal clock source source is used when the timer is in the timer mode or in the
pulse width capture mode. For some Timer/Event Counters, this internal clock source is first divided
by a prescaler, the division ratio of which is conditioned by the Timer Control Register bits
T0PSC0~T0PSC2 or T2PSC0~ T2PSC2. For Timer/Event Counter 0, the internal clock source can be
either fSYS or the LXT Oscillator, the choice of which is determined by the T0S bit in the TMR0C
register.
An external clock source is used when the timer is in the event counting mode, the clock source being
provided on an external timer pin TCn. Depending upon the condition of the TnEG bit, each high to
low, or low to high transition on the external timer pin will increment the counter by one.
Timer Registers - TMR0, TMR1
The timer registers are special function registers located in the Special Purpose Data Memory and is
the place where the actual timer value is stored. These registers are known as TMR0, TMR1 and
TMR2. The value in the timer registers increases by one each time an internal clock pulse is received
or an external transition occurs on the external timer pin. The timer will count from the initial value
loaded by the preload register to the full count of FFH at which point the timer overflows and an
internal interrupt signal is generated. The timer value will then be reset with the initial preload register
value and continue counting.
Note that to achieve a maximum full range count of FFH, the preload register must first be cleared to
all zeros. It should be noted that after power-on, the preload registers will be in an unknown condition.
Note that if the Timer/Event Counter is in an OFF condition and data is written to its preload register,
this data will be immediately written into the actual counter. However, if the counter is enabled and
counting, any new data written into the preload data register during this period will remain in the
preload register and will only be written into the actual counter the next time an overflow occurs.
Rev. 1.00
43
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
V
D D
T 0 S
fS
Y S
fL
X T
T im e - B a s e e v e n t in te r r u p t P e r io d
1
(2 10 ~ 2 13 ) *
fT P
T im e - B a s e C o n tr o l
0
M U X
1
fT
T 0 P S C
[2 :0 ]
P
7 S ta g e C o u n te r
7
T o T im e r 0 in te r n a l c lo c k
(fT 0 C K = fT P ~ fT P /1 2 8 )
8 -1 M U X
7
T 2 P S C
T o T im e r 2 in te r n a l c lo c k
(fT 2 C K = fT P ~ fT P /1 2 8 )
8 -1 M U X
[2 :0 ]
T im e r P r e s c a le r
Clock Structure for Timer/Time Base
D a ta B u s
T 0 M 1 , T 0 M 0
T im e r 0 In te r n a l C lo c k
(fT P )
P r e lo a d R e g is te r
M o d e C o n tro l
T 0 O V
O v e r flo w
to In te rru p t
U p C o u n te r
T C 0
T 0 O N
T 0 E G
¸
P F D 0
2
8-bit Timer/Event Counter 0 Structure
D a ta B u s
T 1 M 1 , T 1 M 0
fS Y S /4
L X T O s c illa to r
M
U
X
P r e lo a d R e g is te r
M o d e C o n tro l
T 1 O V
T 1 S
O v e r flo w
to In te rru p t
U p C o u n te r
T C 1
T 1 O N
T 1 E G
¸
2
P F D 1
8-bit Timer/Event Counter 1 Structure
P F D C S
P F D 0
0
P F D 1
1
M U X
Rev. 1.00
44
P F D
o u tp u t
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Timer Control Registers - TMR0C, TMR1C
The flexible features of the Holtek microcontroller Timer/Event Counters enable them to operate in
three different modes, the options of which are determined by the contents of their respective control
register.
The Timer Control Register is known as TMRnC. It is the Timer Control Register together with its
corresponding timer register that control the full operation of the Timer/Event Counter. Before the
timer can be used, it is essential that the Timer Control Register is fully programmed with the right data
to ensure its correct operation, a process that is normally carried out during program initialisation.
To choose which of the three modes the timer is to operate in, either in the timer mode, the event
counting mode or the pulse width capture mode, bits 7 and 6 of the Timer Control Register, which are
known as the bit pair TnM1/TnM0, must be set to the required logic levels. The timer-on bit, which is
bit 4 of the Timer Control Register and known as TnON, provides the basic on/off control of the
respective timer. Setting the bit high allows the counter to run, clearing the bit stops the counter. Bits
0~2 of the Timer Control Register determine the division ratio of the input clock prescaler. The
prescaler bit settings have no effect if an external clock source is used. If the timer is in the event count
or pulse width capture mode, the active transition edge level type is selected by the logic level of bit 3
of the Timer Control Register which is known as TnEG. The TnS bit selects the internal clock source if
used.
TMR0C Register
Bit
7
6
5
4
3
2
1
0
Name
T0M1
T0M0
T0S
T0ON
T0EG
T0PSC2
T0PSC1
T0PSC0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
0
0
0
0
1
0
0
0
Bit 7,6
Bit 5
Bit 4
Bit 3
Bit 2~0
Rev. 1.00
T0M1, T0M0: Timer0 operation mode selection
00: no mode available
01: event counter mode
10: timer mode
11: pulse width capture mode
T0S: timer clock source
0: fSYS
1: LXT oscillator
T0S selects the clock source for fTP which is provided for Timer 0, Timer 2, the Time-Base.
T0ON: Timer/event counter counting enable
0: disable
1: enable
T0EG:
Event counter active edge selection
0: count on raising edge
1: count on falling edge
Pulse Width Capture active edge selection
0: start counting on falling edge, stop on rasing edge
1: start counting on raising edge, stop on falling edge
T0PSC2, T0PSC1, T0PSC0: Timer prescaler rate selection
Timer internal clock=
000: fTP
001: fTP/2
010: fTP/4
011: fTP/8
100: fTP/16
101: fTP/32
110: fTP/64
111: fTP/128
45
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
TMR1C Register
Bit
7
6
5
4
3
2
1
0
Name
T1M1
T1M0
T1S
T1ON
T1EG
¾
¾
¾
R/W
R/W
R/W
R/W
R/W
R/W
¾
¾
¾
POR
0
0
0
0
1
¾
¾
¾
Bit 7,6
Bit 5
Bit 4
Bit 3
Bit 2~0
T1M1, T1M0: Timer 1 Operation mode selection
00: no mode available
01: event counter mode
10: timer mode
11: pulse width capture mode
T1S: timer clock source
0: fSYS/4
1: LXT oscillator
T1ON: Timer/event counter counting enable
0: disable
1: enable
T1EG:
Event counter active edge selection
0: count on raising edge
1: count on falling edge
Pulse Width Capture active edge selection
0: start counting on falling edge, stop on rasing edge
1: start counting on raising edge, stop on falling edge
unimplemented, read as ²0²
Timer Mode
In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an
internal interrupt signal each time the Timer/Event Counter overflows. To operate in this mode, the
Operating Mode Select bit pair, TnM1/TnM0, in the Timer Control Register must be set to the correct
value as shown.
Control Register Operating Mode
Select Bits for the Timer Mode
Bit7
Bit6
1
0
In this mode the internal clock is used as the timer clock. The timer input clock source is either fSYS ,
fSYS/4 or the LXT oscillator. However, this timer clock source is further divided by a prescaler, the
value of which is determined by the bits TnPSC2~TnPSC0 in the Timer Control Register. The
timer-on bit, TnON must be set high to enable the timer to run. Each time an internal clock high to low
transition occurs, the timer increments by one; when the timer is full and overflows, an interrupt signal
is generated and the timer will reload the value already loaded into the preload register and continue
counting. A timer overflow condition and corresponding internal interrupt is one of the wake-up
sources, however, the internal interrupts can be disabled by ensuring that the ETnI bits of the INTCn
register are reset to zero.
P r e s c a le r O u tp u t
In c re m e n t
T im e r C o n tr o lle r
T im e r + 1
T im e r + 2
T im e r + N
T im e r + N + 1
Timer Mode Timing Chart
Rev. 1.00
46
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Event Counter Mode
In this mode, a number of externally changing logic events, occurring on the external timer TCn pin,
can be recorded by the Timer/Event Counter. To operate in this mode, the Operating Mode Select bit
pair, TnM1/TnM0, in the Timer Control Register must be set to the correct value as shown.
Control Register Operating Mode
Select Bits for the Event Counter Mode
Bit7
Bit6
0
1
In this mode, the external timer TCn pin, is used as the Timer/Event Counter clock source, however it
is not divided by the internal prescaler. After the other bits in the Timer Control Register have been
setup, the enable bit TnON, which is bit 4 of the Timer Control Register, can be set high to enable the
Timer/Event Counter to run. If the Active Edge Select bit, TnEG, which is bit 3 of the Timer Control
Register, is low, the Timer/Event Counter will increment each time the external timer pin receives a
low to high transition. If the TnEG is high, the counter will increment each time the external timer pin
receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the
Timer/Event Counter will reload the value already loaded into the preload register and continue
counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit
in the corresponding Interrupt Control Register, is reset to zero.
As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as an
event counter input pin, two things have to happen. The first is to ensure that the Operating Mode
Select bits in the Timer Control Register place the Timer/Event Counter in the Event Counting Mode,
the second is to ensure that the port control register configures the pin as an input. It should be noted
that in the event counting mode, even if the microcontroller is in the Sleep Mode, the Timer/Event
Counter will continue to record externally changing logic events on the timer input TCn pin. As a
result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.
E x te rn a l E v e n t
In c re m e n t
T im e r C o u n te r
T im e r + 1
T im e r + 2
T im e r + 3
Event Counter Mode Timing Chart (TnEG=1)
Pulse Width Capture Mode
In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied
to the external timer pin. To operate in this mode, the Operating Mode Select bit pair, TnM1/TnM0, in
the Timer Control Register must be set to the correct value as shown.
Control Register Operating Mode
Select Bits for the Pulse Width Capture Mode
Bit7
Bit6
1
1
In this mode the internal clock, fSYS , fSYS/4 or the LXT, is used as the internal clock for the 8-bit
Timer/Event Counter. However, the clock source, fSYS, for the 8-bit timer is further divided by a
prescaler, the value of which is determined by the Prescaler Rate Select bits TnPSC2~TnPSC0, which
are bits 2~0 in the Timer Control Register. After the other bits in the Timer Control Register have been
setup, the enable bit TnON, which is bit 4 of the Timer Control Register, can be set high to enable the
Timer/Event Counter, however it will not actually start counting until an active edge is received on the
external timer pin.
If the Active Edge Select bit TnEG, which is bit 3 of the Timer Control Register, is low, once a high to
low transition has been received on the external timer pin, the Timer/Event Counter will start counting
until the external timer pin returns to its original high level. At this point the enable bit will be
automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select
bit is high, the Timer/Event Counter will begin counting once a low to high transition has been
received on the external timer pin and stop counting when the external timer pin returns to its original
Rev. 1.00
47
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter
will stop counting. It is important to note that in the pulse width capture Mode, the enable bit is
automatically reset to zero when the external control signal on the external timer pin returns to its
original level, whereas in the other two modes the enable bit can only be reset to zero under program
control.
The residual value in the Timer/Event Counter, which can now be read by the program, therefore
represents the length of the pulse received on the TCn pin. As the enable bit has now been reset, any
further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width
capture until the enable bit is set high again by the program. In this way, single shot pulse
measurements can be easily made.
It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the
external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an
interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the
preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event
Counter Interrupt Enable bit in the corresponding Interrupt Control Register, is reset to zero.
As the TCn pin is shared with an I/O pin, to ensure that the pin is configured to operate as a pulse width
capture pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the
Timer Control Register place the Timer/Event Counter in the pulse width capture Mode, the second is
to ensure that the port control register configures the pin as an input.
E x te rn a l T C n
P in In p u t
T n O N - w ith T n E = 0
P r e s c a le r O u tp u t
In c re m e n t
T im e r C o u n te r
+ 1
T im e r
+ 2
+ 3
+ 4
P r e s c a le r O u tp u t is s a m p le d a t e v e r y fa llin g e d g e o f T 1 .
Pulse Width Capture Mode Timing Chart (TnE=0)
Prescaler
Bits TnPSC0~TnPSC2 of the TMRnC register can be used to define a division ratio for the internal
clock source of the Timer/Event Counter enabling longer time out periods to be setup.
PFD Function
The Programmable Frequency Divider provides a means of producing a variable frequency output
suitable for applications, such as piezo-buzzer driving or other interfaces requiring a precise frequency
generator.
The Timer/Event Counter overflow signal is the clock source for the PFD function, which is controlled
by PFDCS bit in CTRL0. For applicable devices the clock source can come from either Timer/Event
Counter 0 or Timer/Event Counter 1. The output frequency is controlled by loading the required values
into the timer prescaler and timer registers to give the required division ratio. The counter will begin to
count-up from this preload register value until full, at which point an overflow signal is generated,
causing both the PFD outputs to change state. The counter will then be automatically reloaded with the
preload register value and continue counting-up.
If the CTRL0 register has selected the PFD function, then for PFD output to operate, it is essential for
the Port A control register PAC, to setup the PFD pins as outputs. PA1 must be set high to activate the
PFD. The output data bits can be used as the on/off control bit for the PFD outputs. Note that the PFD
outputs will all be low if the output data bit is cleared to zero.
Rev. 1.00
48
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Using this method of frequency generation, and if a crystal oscillator is used for the system clock, very
precise values of frequency can be generated.
T im e r O v e r flo w
P F D
C lo c k
P A 1 D a ta
P F D
O u tp u t a t P A 1
PFD Function
I/O Interfacing
The Timer/Event Counter, when configured to run in the event counter or pulse width capture mode,
requires the use of an external timer pin for its operation. As this pin is a shared pin it must be configured
correctly to ensure that it is setup for use as a Timer/Event Counter input pin. This is achieved by
ensuring that the mode select bits in the Timer/Event Counter control register, select either the event
counter or pulse width capture mode. Additionally the corresponding Port Control Register bit must be
set high to ensure that the pin is setup as an input. Any pull-high resistor connected to this pin will remain
valid even if the pin is used as a Timer/Event Counter input.
Programming Considerations
When configured to run in the timer mode, the internal system clock is used as the timer clock source and
is therefore synchronised with the overall operation of the microcontroller. In this mode when the
appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing
the program flow to the respective internal interrupt vector. For the pulse width capture mode, the
internal system clock is also used as the timer clock source but the timer will only run when the correct
logic condition appears on the external timer input pin. As this is an external event and not synchronised
with the internal timer clock, the microcontroller will only see this external event when the next timer
clock pulse arrives. As a result, there may be small differences in measured values requiring
programmers to take this into account during programming. The same applies if the timer is configured
to be in the event counting mode, which again is an external event and not synchronised with the internal
system or timer clock.
When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to
avoid errors, however as this may result in a counting error, this should be taken into account by the
programmer. Care must be taken to ensure that the timers are properly initialised before using them for
the first time. The associated timer enable bits in the interrupt control register must be properly set
otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer
mode and clock source control bits in timer control register must also be correctly set to ensure the timer
is properly configured for the required application. It is also important to ensure that an initial value is
first loaded into the timer registers before the timer is switched on; this is because after power-on the
initial values of the timer registers are unknown. After the timer has been initialised the timer can be
turned on and off by controlling the enable bit in the timer control register.
When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt
control register will be set. If the Timer/Event Counter interrupt is enabled this will in turn generate an
interrupt signal. However irrespective of whether the interrupts are enabled or not, a Timer/Event
Counter overflow will also generate a wake-up signal if the device is in a Power-down condition. This
situation may occur if the Timer/Event Counter is in the Event Counting Mode and if the external
signal continues to change state. In such a case, the Timer/Event Counter will continue to count these
external events and if an overflow occurs the device will be woken up from its Power-down condition.
To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high
before issuing the ²HALT² instruction to enter the Sleep Mode.
Rev. 1.00
49
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Timer Program Example
The program shows how the Timer/Event Counter registers are setup along with how the interrupts are
enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer
Control Register. The Timer/Event Counter can be turned off in a similar way by clearing the same bit.
This example program sets the Timer/Event Counters to be in the timer mode, which uses the internal
system clock as their clock source.
PFD Programming Example
org
04h
; external interrupt vector
org
08h
; Timer Counter 0 interrupt vector
jmp
tmr0int
; jump here when Timer 0 overflows
:
:
org
20h
; main program
:
:
;internal Timer 0 interrupt routine
tmr0int:
:
; Timer 0 main program placed here
:
:
begin:
;setup Timer 0 registers
mov
a,09bh
mov
tmr0,a
mov
a,081h
mov
tmr0c,a
;setup interrupt register
mov
a,00dh
mov
intc0,a
:
:
set tmr0c.4
:
:
; setup Timer 0 preload value
; setup Timer 0 control register
; timer mode and prescaler set to /2
; enable master interrupt and both timer interrupts
; start Timer 0
Time Base
The device includes a Time Base function which is used to generate a regular time interval signal.
The Time Base time interval magnitude is determined using an internal 13 stage counter sets the
division ratio of the clock source. This division ratio is controlled by both the TBSEL0 and TBSEL1
bits in the CTRL1 register. The clock source is selected using the T0S bit in the TMR0C register.
When the Time Base time out, a Time Base interrupt signal will be generated. It should be noted that as
the Time Base clock source is the same as the Timer/Event Counter clock source, care should be taken
when programming.
Rev. 1.00
50
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Interrupts
Interrupts are an important part of any microcontroller system. When an external event or an internal
function such as a Timer/Event Counter or Time Base requires microcontroller attention, their
corresponding interrupt will enforce a temporary suspension of the main program allowing the
microcontroller to direct attention to their respective needs.
The devices contain a single external interrupt and multiple internal interrupts. The external interrupt
is controlled by the action of the external interrupt pin, while the internal interrupt is controlled by the
Timer/Event Counters and Time Base overflows.
Interrupt Register
Overall interrupt control, which means interrupt enabling and request flag setting, is controlled by
using two registers, INTC0 and INTC1. By controlling the appropriate enable bits in this registers each
individual interrupt can be enabled or disabled. Also when an interrupt occurs, the corresponding
request flag will be set by the microcontroller. The global enable flag if cleared to zero will disable all
interrupts.
Interrupt Operation
A Timer/Event Counter overflow, a Time Base event or an active edge on the external interrupt pin will
all generate an interrupt request by setting their corresponding request flag, if their appropriate
interrupt enable bit is set. When this happens, the Program Counter, which stores the address of the
next instruction to be executed, will be transferred onto the stack. The Program Counter will then be
loaded with a new address which will be the value of the corresponding interrupt vector. The
microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this
vector will usually be a JMP statement which will jump to another section of program which is known
as the interrupt service routine. Here is located the code to control the appropriate interrupt. The
interrupt service routine must be terminated with a RETI instruction, which retrieves the original
Program Counter address from the stack and allows the microcontroller to continue with normal
execution at the point where the interrupt occurred.
The various interrupt enable bits, together with their associated request flags, are shown in the
following diagram with their order of priority.
A u to m a tic a lly D is a b le d w h e n in te r r u p t
e v e n t is s e r v ic e d E n a b le d m a n u a lly o r
a u to m a tic a lly w ith R E T I in s tr u c tio n
A u to m a tic a lly C le a r e d b y IS R
M a n u a lly S e t o r C le a r e d b y S o ftw a r e
E x te rn a l In te rru p t
R e q u e s t F la g IN T F
IN T E
E M I
T im e r /E v e n t C o u n te r 0
In te r r u p t R e q u e s t F la g T 0 F
T 0 E
E M I
T im e r /E v e n t C o u n te r 1
In te r r u p t R e q u e s t F la g T 1 F
T 1 E
E M I
T im e B a s e
In te r r u p t R e q u e s t F la g T B F
T B E
E M I
P r io r ity
H ig h
In te rru p t
P o llin g
L o w
Interrupt Scheme
Rev. 1.00
51
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the EMI bit will be
cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other
interrupt requests occur during this interval, although the interrupt will not be immediately serviced,
the request flag will still be recorded. If an interrupt requires immediate servicing while the program is
already in another interrupt service routine, the EMI bit should be set after entering the routine, to
allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the
related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the
stack must be prevented from becoming full.
When an interrupt request is generated it takes 2 or 3 instruction cycle before the program jumps to the
interrupt vector. If the device is in the Sleep Mode and is woken up by an interrupt request then it will
take 3 cycles before the program jumps to the interrupt vector.
Main
Program
Interrupt Request or
Interrupt Flag Set by Instruction
N
Enable Bit Set ?
Y
Main
Program
Automatically Disable Interrupt
Clear EMI & Request Flag
Wait for 2 ~ 3 Instruction Cycles
ISR Entry
RETI
(it will set EMI automatically)
Interrupt Flow
Rev. 1.00
52
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Interrupt Priority
Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be
serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In case of
simultaneous requests, the following table shows the priority that is applied. These can be masked by
resetting the EMI bit.
HT48R064D
Interrupt Source
Priority
Vector
External Interrupt
1
04H
Timer/Event Counter 0 Overflow
2
08H
Time Base Overflow
3
10H
HT48R065D/HT48R066D
Interrupt Source
Priority
Vector
External Interrupt
1
04H
Timer/Event Counter 0 Overflow
2
08H
Timer/Event Counter 1 Overflow
3
0CH
Time Base Overflow
4
14H
In cases where both external and internal interrupts are enabled and where an external and internal interrupt occurs simultaneously, the external interrupt will always have priority and will therefore be
serviced first. Suitable masking of the individual interrupts using the interrupt registers can prevent
simultaneous occurrences.
External Interrupt
For an external interrupt to occur, the global interrupt enable bit, EMI, and external interrupt enable bit,
INTE, must first be set. An actual external interrupt will take place when the external interrupt request
flag, INTF, is set, a situation that will occur when an edge transition appears on the external INT line.
The type of transition that will trigger an external interrupt, whether high to low, low to high or both is
determined by the INTEG0 and INTEG1 bits, which are bits 6 and 7 respectively, in the CTRL1
control register. These two bits can also disable the external interrupt function.
INTEG1
INTEG0
Edge Trigger Type
0
0
External interrupt disable
0
1
Rising edge Trigger
1
0
Falling edge Trigger
1
1
Both edge Trigger
The external interrupt pin is pin-shared with the I/O pin PA3 and can only be configured as an external interrupt pin if the corresponding external interrupt enable bit in the INTC0 register has been set
and the edge trigger type has been selected using the CTRL1 register. The pin must also be setup as
an input by setting the corresponding PAC.3 bit in the port control register. When the interrupt is enabled, the stack is not full and a transition appears on the external interrupt pin, a subroutine call to
the external interrupt vector at location 04H, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically
cleared to disable other interrupts. Note that any pull-high resistor connections on this pin will remain valid even if the pin is used as an external interrupt input.
Rev. 1.00
53
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
INTC0 Register - HT48R064D
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
T0F
INTF
¾
T0E
INTE
EMI
R/W
¾
¾
R/W
R/W
¾
R/W
R/W
R/W
POR
¾
¾
0
0
¾
0
0
0
3
2
1
0
Bit 7~6
Bit 5
unimplemented, read as ²0²
T0F: Timer/Event Counter 0 interrupt request flag
0: inactive
1: active
Bit 4
INTF: External interrupt request flag
0: inactive
1: active
Bit 3
Bit 2
unimplemented, read as ²0²
T0E: Timer/Event Counter 0 interrupt enable
0: disable
1: enable
Bit 1
INTE: external interrupt enable
0: disable
1: enable
EMI: Master interrupt global enable
0: disable
1: enable
Bit 0
INTC0 Register - HT48R065D/HT48R066D
Bit
7
Name
¾
R/W
¾
POR
¾
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Rev. 1.00
6
5
4
T1F
T0F
INTF
T1E
T0E
INTE
EMI
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
unimplemented, read as ²0²
T1F: Timer/Event Counter 1 interrupt request flag
0: inactive
1: active
T0F: Timer/Event Counter 0 interrupt request flag
0: inactive
1: active
INTF: External interrupt request flag
0: inactive
1: active
T1E: Timer/Event Counter 1 interrupt enable
0: disable
1: enable
T0E: Timer/Event Counter 0 interrupt enable
0: disable
1: enable
INTE: external interrupt enable
0: disable
1: enable
EMI: Master interrupt global enable
0: disable
1: enable
54
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
INTC1 Register - HT48R064D
Bit
7
6
5
4
3
2
1
0
Name
¾
¾
¾
TBF
¾
¾
¾
TBE
R/W
¾
¾
¾
R/W
¾
¾
¾
R/W
POR
¾
¾
¾
0
¾
¾
¾
0
3
2
1
0
Bit 7~5
Bit 4
unimplemented, read as ²0²
TBF: Time Base event interrupt request flag
0: inactive
1: active
Bit 3~1
Bit 0
unimplemented, read as ²0²
TBE: Time base event interrupt enable
0: disable
1: enable
INTC1 Register - HT48R065D/HT48R066D
Bit
7
6
5
4
Name
¾
¾
TBF
¾
¾
¾
TBE
¾
R/W
¾
¾
R/W
¾
¾
¾
R/W
¾
POR
¾
¾
0
¾
¾
¾
0
¾
Bit 7~6
Bit 5
unimplemented, read as ²0²
TBF: Time Base event interrupt request flag
0: inactive
1: active
Bit 4~2
Bit 1
unimplemented, read as ²0²
TBE: Time base event interrupt enable
0: disable
1: enable
Bit 0
unimplemented, read as ²0²
Timer/Event Counter Interrupt
For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and the
corresponding timer interrupt enable bit, TnE, must first be set. An actual Timer/Event Counter
interrupt will take place when the Timer/Event Counter request flag, TnF, is set, a situation that will
occur when the relevant Timer/Event Counter overflows. When the interrupt is enabled, the stack is
not full and a Timer/Event Counter n overflow occurs, a subroutine call to the relevant timer interrupt
vector, will take place. When the interrupt is serviced, the timer interrupt request flag, TnF, will be
automatically reset and the EMI bit will be automatically cleared to disable other interrupts.
Time Base Interrupt
For a time base interrupt to occur the global interrupt enable bit EMI and the corresponding interrupt
enable bit TBE, must first be set. An actual Time Base interrupt will take place when the time base
request flag TBF is set, a situation that will occur when the Time Base overflows. When the interrupt is
enabled, the stack is not full and a time base overflow occurs a subroutine call to time base vector will
take place. When the interrupt is serviced, the time base interrupt flag. TBF will be automatically reset
and the EMI bit will be automatically cleared to disable other interrupts.
Rev. 1.00
55
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Programming Considerations
By disabling the interrupt enable bits, a requested interrupt can be prevented from being serviced,
however, once an interrupt request flag is set, it will remain in this condition in the interrupt register
until the corresponding interrupt is serviced or until the request flag is cleared by a software
instruction.
It is recommended that programs do not use the ²CALL subroutine² instruction within the interrupt
subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in
some applications. If only one stack is left and the interrupt is not well controlled, the original control
sequence will be damaged once a ²CALL subroutine² is executed in the interrupt subroutine.
All of these interrupts have the capability of waking up the processor when in the Sleep Mode.
Only the Program Counter is pushed onto the stack. If the contents of the register or status register are
altered by the interrupt service program, which may corrupt the desired control sequence, then the
contents should be saved in advance.
SCOM Function for LCD
The devices have the capability of driving external LCD panels. The common pins for LCD driving,
SCOM0~ SCOM3, are pin shared with certain pin on the PB6~ PB7, PC6~PC7 port. The LCD signals
(COM and SEG) are generated using the application program.
LCD Operation
An external LCD panel can be driven using this device by configuring the PB0~PB3 pins as common
pins and using other output ports lines as segment pins. The LCD driver function is controlled using
the SCOMC register which in addition to controlling the overall on/off function also controls the bias
voltage setup function. This enables the LCD COM driver to generate the necessary VDD/2 voltage
levels for LCD 1/2 bias operation.
The SCOMEN bit in the SCOMC register is the overall master control for the LCD Driver, however
this bit is used in conjunction with the COMnEN bits to select which Port B pins are used for LCD
driving. Note that the Port Control register does not need to first setup the pins as outputs to enable the
LCD driver operation.
V
D D
S C O M
V
D D
o p e r a tin g c u r r e n t
/2
S C O M 0 ~
S C O M 3
C O M n E N
S C O M E N
LCD COM Bias
SCOMEN
COMnEN
Pin Function
O/P Level
0
X
I/O
0 or 1
1
0
I/O
0 or 1
1
1
SCOMN
VDD/2
Output Control
Rev. 1.00
56
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
LCD Bias Control
The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD
panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in
the SCOMC register.
SCOMC Register
Bit
7
6
5
4
3
2
1
0
Name
¾
ISEL1
ISEL0
SCOMEN
COM3EN
COM2EN
COM1EN
COM0EN
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
0
0
0
0
0
0
0
0
Bit 7
Bit 6,5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Rev. 1.00
Reserved Bit
1: Unpredictable operation - bit must NOT be set high
0: Correct level - bit must be reset to zero for correct operation
ISEL1, ISEL0: SCOM operating current selection (VDD=5V)
00: 25mA
01: 50mA
10: 100mA
11: 200mA
SCOMEN: SCOM module on/off control
0: disable
1: enable
SCOMn can be enable by COMnEN if SCOMEN=1
COM3EN: PC6 or SCOM3 selection
0: GPIO
1: SCOM3
COM2EN: PC7 or SCOM2 selection
0: GPIO
1: SCOM2
COM1EN: PB7 or SCOM1 selection
0: GPIO
1: SCOM1
COM0EN: PB6 or SCOM0 selection
0: GPIO
1: SCOM0
57
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Configuration Options
Configuration options refer to certain options within the MCU that are programmed into the OTP
Program Memory device during the programming process. During the development process, these
options are selected using the HT-IDE software development tools. As these options are programmed
into the device using the hardware programming tools, once they are selected they cannot be changed
later by the application software. All options must be defined for proper system function, the details of
which are shown in the table.
No.
Options
1
Watchdog Timer: enable or disable
2
Watchdog Timer clock source: LXT, LIRC or fSYS/4
Note: LXT oscillator must be selected by OSC configuration option if WDT clock source is from LXT.
3
CLRWDT instructions: 1 or 2 instructions
4
System oscillator configuration: HXT, HIRC, ERC, HIRC + LXT
5
LVR function: enable or disable
6
LVR voltage: 2.1V, 3.15V or 4.2V
7
RES or PA7 pin function
8
Internal RC: 4MHz, 8MHz or 12MHz
Application Circuits
V
D D
0 .0 1 m F
0 .1 m F
V D D
R e s e t
C ir c u it
1 0 k W ~
1 0 0 k W
1 N 4 1 4 8
0 .1 ~ 1 m F
P A 0 /IN
P A 1 /P F
P A 2 /T C
P A
P A
R E S /P A 7
3 0 0 W
V S S
D
T
0
3
4
P B 0 ~ P B 4
P C 0 ~ P C 4
O S C 1
O S C
C ir c u it
O S C 2
S e e O s c illa to r
S e c tio n
H T 4 8 R 0 6 4 D
Rev. 1.00
58
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Instruction Set
Introduction
Central to the successful operation of any microcontroller is its instruction set, which is a set of
program instruction codes that directs the microcontroller to perform certain operations. In the case of
Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable
programmers to implement their application with the minimum of programming overheads.
For easier understanding of the various instruction codes, they have been subdivided into several
functional groupings.
Instruction Timing
Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call,
or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4
system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be
implemented within 0.5ms and branch or call instructions would be implemented within 1ms. Although
instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET,
RETI and table read instructions, it is important to realize that any other instructions which involve
manipulation of the Program Counter Low register or PCL will also take one more cycle to implement.
As instructions which change the contents of the PCL will imply a direct jump to that new address, one
more cycle will be required. Examples of such instructions would be ²CLR PCL² or ²MOV PCL, A².
For the case of skip instructions, it must be noted that if the result of the comparison involves a skip
operation then this will also take one more cycle, if no skip is involved then only one cycle is required.
Moving and Transferring Data
The transfer of data within the microcontroller program is one of the most frequently used operations.
Making use of three kinds of MOV instructions, data can be transferred from registers to the
Accumulator and vice-versa as well as being able to move specific immediate data directly into the
Accumulator. One of the most important data transfer applications is to receive data from the input
ports and transfer data to the output ports.
Arithmetic Operations
The ability to perform certain arithmetic operations and data manipulation is a necessary feature of
most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add
and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be
taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less
than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA
provide a simple means of increasing or decreasing by a value of one of the values in the destination
specified.
Logical and Rotate Operations
The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within
the Holtek microcontroller instruction set. As with the case of most instructions involving data
manipulation, data must pass through the Accumulator which may involve additional programming
steps. In all logical data operations, the zero flag may be set if the result of the operation is zero.
Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC
and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions
exist depending on program requirements. Rotate instructions are useful for serial port programming
applications where data can be rotated from an internal register into the Carry bit from where it can be
examined and the necessary serial bit set high or low. Another application where rotate data operations
are used is to implement multiplication and division calculations.
Rev. 1.00
59
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Branches and Control Transfer
Program branching takes the form of either jumps to specified locations using the JMP instruction or to
a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call,
the program must return to the instruction immediately when the subroutine has been carried out. This
is done by placing a return instruction RET in the subroutine which will cause the program to jump
back to the address right after the CALL instruction. In the case of a JMP instruction, the program
simply jumps to the desired location. There is no requirement to jump back to the original jumping off
point as in the case of the CALL instruction. One special and extremely useful set of branch
instructions are the conditional branches. Here a decision is first made regarding the condition of a
certain data memory or individual bits. Depending upon the conditions, the program will continue with
the next instruction or skip over it and jump to the following instruction. These instructions are the key
to decision making and branching within the program perhaps determined by the condition of certain
input switches or by the condition of internal data bits.
Bit Operations
The ability to provide single bit operations on Data Memory is an extremely flexible feature of all
Holtek microcontrollers. This feature is especially useful for output port bit programming where
individual bits or port pins can be directly set high or low using either the ²SET [m].i² or ²CLR [m].i²
instructions respectively. The feature removes the need for programmers to first read the 8-bit output
port, manipulate the input data to ensure that other bits are not changed and then output the port with
the correct new data. This read-modify-write process is taken care of automatically when these bit
operation instructions are used.
Table Read Operations
Data storage is normally implemented by using registers. However, when working with large amounts
of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data
Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be
setup as a table where data can be directly stored. A set of easy to use instructions provides the means
by which this fixed data can be referenced and retrieved from the Program Memory.
Other Operations
In addition to the above functional instructions, a range of other instructions also exist such as the
²HALT² instruction for Power-down operations and instructions to control the operation of the
Watchdog Timer for reliable program operations under extreme electric or electromagnetic
environments. For their relevant operations, refer to the functional related sections.
Rev. 1.00
60
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Instruction Set Summary
The following table depicts a summary of the instruction set categorised according to function and can
be consulted as a basic instruction reference using the following listed conventions.
Table conventions:
x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
Mnemonic
Description
Cycles
Flag Affected
1
1Note
1
1
1Note
1
1
1Note
1
1Note
1Note
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
C
1
1
1
1Note
1Note
1Note
1
1
1
1Note
1
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Increment Data Memory with result in ACC
Increment Data Memory
Decrement Data Memory with result in ACC
Decrement Data Memory
1
1Note
1
1Note
Z
Z
Z
Z
Rotate Data Memory right with result in ACC
Rotate Data Memory right
Rotate Data Memory right through Carry with result in ACC
Rotate Data Memory right through Carry
Rotate Data Memory left with result in ACC
Rotate Data Memory left
Rotate Data Memory left through Carry with result in ACC
Rotate Data Memory left through Carry
1
1Note
1
1Note
1
1Note
1
1Note
None
None
C
C
None
None
C
C
Move Data Memory to ACC
Move ACC to Data Memory
Move immediate data to ACC
1
1Note
1
None
None
None
Arithmetic
ADD A,[m]
ADDM A,[m]
ADD A,x
ADC A,[m]
ADCM A,[m]
SUB A,x
SUB A,[m]
SUBM A,[m]
SBC A,[m]
SBCM A,[m]
DAA [m]
Add Data Memory to ACC
Add ACC to Data Memory
Add immediate data to ACC
Add Data Memory to ACC with Carry
Add ACC to Data memory with Carry
Subtract immediate data from the ACC
Subtract Data Memory from ACC
Subtract Data Memory from ACC with result in Data Memory
Subtract Data Memory from ACC with Carry
Subtract Data Memory from ACC with Carry, result in Data Memory
Decimal adjust ACC for Addition with result in Data Memory
Logic Operation
AND A,[m]
OR A,[m]
XOR A,[m]
ANDM A,[m]
ORM A,[m]
XORM A,[m]
AND A,x
OR A,x
XOR A,x
CPL [m]
CPLA [m]
Logical AND Data Memory to ACC
Logical OR Data Memory to ACC
Logical XOR Data Memory to ACC
Logical AND ACC to Data Memory
Logical OR ACC to Data Memory
Logical XOR ACC to Data Memory
Logical AND immediate Data to ACC
Logical OR immediate Data to ACC
Logical XOR immediate Data to ACC
Complement Data Memory
Complement Data Memory with result in ACC
Increment & Decrement
INCA [m]
INC [m]
DECA [m]
DEC [m]
Rotate
RRA [m]
RR [m]
RRCA [m]
RRC [m]
RLA [m]
RL [m]
RLCA [m]
RLC [m]
Data Move
MOV A,[m]
MOV [m],A
MOV A,x
Rev. 1.00
61
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Mnemonic
Description
Cycles
Flag Affected
Clear bit of Data Memory
Set bit of Data Memory
1Note
1Note
None
None
Jump unconditionally
Skip if Data Memory is zero
Skip if Data Memory is zero with data movement to ACC
Skip if bit i of Data Memory is zero
Skip if bit i of Data Memory is not zero
Skip if increment Data Memory is zero
Skip if decrement Data Memory is zero
Skip if increment Data Memory is zero with result in ACC
Skip if decrement Data Memory is zero with result in ACC
Subroutine call
Return from subroutine
Return from subroutine and load immediate data to ACC
Return from interrupt
2
1Note
1note
1Note
1Note
1Note
1Note
1Note
1Note
2
2
2
2
None
None
None
None
None
None
None
None
None
None
None
None
None
Read table (current page) to TBLH and Data Memory
Read table (last page) to TBLH and Data Memory
2Note
2Note
None
None
No operation
Clear Data Memory
Set Data Memory
Clear Watchdog Timer
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of Data Memory
Swap nibbles of Data Memory with result in ACC
Enter power down mode
1
1Note
1Note
1
1
1
1Note
1
1
None
None
None
TO, PDF
TO, PDF
TO, PDF
None
None
TO, PDF
Bit Operation
CLR [m].i
SET [m].i
Branch
JMP addr
SZ [m]
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
RET A,x
RETI
Table Read
TABRDC [m]
TABRDL [m]
Miscellaneous
NOP
CLR [m]
SET [m]
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
Note:
1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,
if no skip takes place only one cycle is required.
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by the
execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and ²CLR WDT2² instructions
are consecutively executed. Otherwise the TO and PDF flags remain unchanged.
Rev. 1.00
62
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Instruction Definition
ADC A,[m]
Add Data Memory to ACC with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added.
The result is stored in the Accumulator.
Operation
ACC ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADCM A,[m]
Add ACC to Data Memory with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added.
The result is stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADD A,[m]
Add Data Memory to ACC
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
ADD A,x
Add immediate data to ACC
Description
The contents of the Accumulator and the specified immediate data are added. The result
is stored in the Accumulator.
Operation
ACC ¬ ACC + x
Affected flag(s)
OV, Z, AC, C
ADDM A,[m]
Add ACC to Data Memory
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
AND A,[m]
Logical AND Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² [m]
Affected flag(s)
Z
AND A,x
Logical AND immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical
AND operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² x
Affected flag(s)
Z
ANDM A,[m]
Logical AND ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical AND
operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²AND² [m]
Affected flag(s)
Z
Rev. 1.00
63
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
CALL addr
Subroutine call
Description
Unconditionally calls a subroutine at the specified address. The Program Counter then
increments by 1 to obtain the address of the next instruction which is then pushed onto
the stack. The specified address is then loaded and the program continues execution
from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation
Stack ¬ Program Counter + 1
Program Counter ¬ addr
Affected flag(s)
None
CLR [m]
Clear Data Memory
Description
Each bit of the specified Data Memory is cleared to 0.
Operation
[m] ¬ 00H
Affected flag(s)
None
CLR [m].i
Clear bit of Data Memory
Description
Bit i of the specified Data Memory is cleared to 0.
Operation
[m].i ¬ 0
Affected flag(s)
None
CLR WDT
Clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT1
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2
will have no effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT2
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1
will have no effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
Rev. 1.00
64
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
CPL [m]
Complement Data Memory
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement).
Bits which previously contained a 1 are changed to 0 and vice versa.
Operation
[m] ¬ [m]
Affected flag(s)
Z
CPLA [m]
Complement Data Memory with result in ACC
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement).
Bits which previously contained a 1 are changed to 0 and vice versa. The complemented
result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m]
Affected flag(s)
Z
DAA [m]
Decimal-Adjust ACC for addition with result in Data Memory
Description
Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value
resulting from the previous addition of two BCD variables. If the low nibble is greater
than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the
low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set,
then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is
performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag
conditions. Only the C flag may be affected by this instruction which indicates that if the
original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation
[m] ¬ ACC + 00H or
[m] ¬ ACC + 06H or
[m] ¬ ACC + 60H or
[m] ¬ ACC + 66H
Affected flag(s)
C
DEC [m]
Decrement Data Memory
Description
Data in the specified Data Memory is decremented by 1.
Operation
[m] ¬ [m] - 1
Affected flag(s)
Z
DECA [m]
Decrement Data Memory with result in ACC
Description
Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] - 1
Affected flag(s)
Z
HALT
Enter power down mode
Description
This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared.
The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation
TO ¬ 0
PDF ¬ 1
Affected flag(s)
TO, PDF
Rev. 1.00
65
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
INC [m]
Increment Data Memory
Description
Data in the specified Data Memory is incremented by 1.
Operation
[m] ¬ [m] + 1
Affected flag(s)
Z
INCA [m]
Increment Data Memory with result in ACC
Description
Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] + 1
Affected flag(s)
Z
JMP addr
Jump unconditionally
Description
The contents of the Program Counter are replaced with the specified address. Program
execution then continues from this new address. As this requires the insertion of a
dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation
Program Counter ¬ addr
Affected flag(s)
None
MOV A,[m]
Move Data Memory to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator.
Operation
ACC ¬ [m]
Affected flag(s)
None
MOV A,x
Move immediate data to ACC
Description
The immediate data specified is loaded into the Accumulator.
Operation
ACC ¬ x
Affected flag(s)
None
MOV [m],A
Move ACC to Data Memory
Description
The contents of the Accumulator are copied to the specified Data Memory.
Operation
[m] ¬ ACC
Affected flag(s)
None
NOP
No operation
Description
No operation is performed. Execution continues with the next instruction.
Operation
No operation
Affected flag(s)
None
OR A,[m]
Logical OR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical OR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² [m]
Affected flag(s)
Z
Rev. 1.00
66
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
OR A,x
Logical OR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical OR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² x
Affected flag(s)
Z
ORM A,[m]
Logical OR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²OR² [m]
Affected flag(s)
Z
RET
Return from subroutine
Description
The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
Affected flag(s)
None
RET A,x
Return from subroutine and load immediate data to ACC
Description
The Program Counter is restored from the stack and the Accumulator loaded with the
specified immediate data. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
ACC ¬ x
Affected flag(s)
None
RETI
Return from interrupt
Description
The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be
processed before returning to the main program.
Operation
Program Counter ¬ Stack
EMI ¬ 1
Affected flag(s)
None
RL [m]
Rotate Data Memory left
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into
bit 0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ [m].7
Affected flag(s)
None
RLA [m]
Rotate Data Memory left with result in ACC
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into
bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ [m].7
Affected flag(s)
None
Rev. 1.00
67
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
RLC [m]
Rotate Data Memory left through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit
7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RLCA [m]
Rotate Data Memory left through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result
is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RR [m]
Rotate Data Memory right
Description
The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated
into bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ [m].0
Affected flag(s)
None
RRA [m]
Rotate Data Memory right with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0
rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the
Data Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ [m].0
Affected flag(s)
None
RRC [m]
Rotate Data Memory right through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated right by 1 bit.
Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s)
C
RRCA [m]
Rotate Data Memory right through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is
stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s)
C
Rev. 1.00
68
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SBC A,[m]
Subtract Data Memory from ACC with Carry
Description
The contents of the specified Data Memory and the complement of the carry flag are
subtracted from the Accumulator. The result is stored in the Accumulator. Note that if
the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result
is positive or zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SBCM A,[m]
Subtract Data Memory from ACC with Carry and result in Data Memory
Description
The contents of the specified Data Memory and the complement of the carry flag are
subtracted from the Accumulator. The result is stored in the Data Memory. Note that if
the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result
is positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SDZ [m]
Skip if decrement Data Memory is 0
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0
the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0
the program proceeds with the following instruction.
Operation
[m] ¬ [m] - 1
Skip if [m] = 0
Affected flag(s)
None
SDZA [m]
Skip if decrement Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0,
the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a
dummy instruction while the next instruction is fetched, it is a two cycle instruction. If
the result is not 0, the program proceeds with the following instruction.
Operation
ACC ¬ [m] - 1
Skip if ACC = 0
Affected flag(s)
None
SET [m]
Set Data Memory
Description
Each bit of the specified Data Memory is set to 1.
Operation
[m] ¬ FFH
Affected flag(s)
None
SET [m].i
Set bit of Data Memory
Description
Bit i of the specified Data Memory is set to 1.
Operation
[m].i ¬ 1
Affected flag(s)
None
Rev. 1.00
69
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SIZ [m]
Skip if increment Data Memory is 0
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0,
the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0
the program proceeds with the following instruction.
Operation
[m] ¬ [m] + 1
Skip if [m] = 0
Affected flag(s)
None
SIZA [m]
Skip if increment Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0,
the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a
dummy instruction while the next instruction is fetched, it is a two cycle instruction. If
the result is not 0 the program proceeds with the following instruction.
Operation
ACC ¬ [m] + 1
Skip if ACC = 0
Affected flag(s)
None
SNZ [m].i
Skip if bit i of Data Memory is not 0
Description
If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this
requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation
Skip if [m].i ¹ 0
Affected flag(s)
None
SUB A,[m]
Subtract Data Memory from ACC
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C
flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to
1.
Operation
ACC ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUBM A,[m]
Subtract Data Memory from ACC with result in Data Memory
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C
flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to
1.
Operation
[m] ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUB A,x
Subtract immediate data from ACC
Description
The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag
will be set to 1.
Operation
ACC ¬ ACC - x
Affected flag(s)
OV, Z, AC, C
Rev. 1.00
70
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SWAP [m]
Swap nibbles of Data Memory
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation
[m].3~[m].0 « [m].7 ~ [m].4
Affected flag(s)
None
SWAPA [m]
Swap nibbles of Data Memory with result in ACC
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged.
The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4
ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0
Affected flag(s)
None
SZ [m]
Skip if Data Memory is 0
Description
If the contents of the specified Data Memory is 0, the following instruction is skipped.
As this requires the insertion of a dummy instruction while the next instruction is
fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the
following instruction.
Operation
Skip if [m] = 0
Affected flag(s)
None
SZA [m]
Skip if Data Memory is 0 with data movement to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator. If the value is
zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is
not 0 the program proceeds with the following instruction.
Operation
ACC ¬ [m]
Skip if [m] = 0
Affected flag(s)
None
SZ [m].i
Skip if bit i of Data Memory is 0
Description
If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation
Skip if [m].i = 0
Affected flag(s)
None
TABRDC [m]
Read table (current page) to TBLH and Data Memory
Description
The low byte of the program code (current page) addressed by the table pointer (TBLP)
is moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
Rev. 1.00
71
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Description
The low byte of the program code (last page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
XOR A,[m]
Logical XOR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XORM A,[m]
Logical XOR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR
operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XOR A,x
Logical XOR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical
XOR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² x
Affected flag(s)
Z
Rev. 1.00
72
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Package Information
16-pin DIP (300mil) Outline Dimensions
A
B
A
1 6
9
1
8
B
1 6
9
1
8
H
H
C
C
D
D
G
E
G
E
I
F
I
F
Fig1. Full Lead Packages
Fig2. 1/2 Lead Packages
MS-001d (see fig1)
Symbol
Nom.
Max.
A
0.780
¾
0.880
B
0.240
¾
0.280
C
0.115
¾
0.195
D
0.115
¾
0.150
E
0.014
¾
0.022
0.070
F
0.045
¾
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
A
19.81
¾
22.35
B
6.10
¾
7.11
C
2.92
¾
4.95
D
2.92
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.78
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
73
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
MS-001d (see fig2)
Symbol
Nom.
Max.
A
0.735
¾
0.775
B
0.240
¾
0.280
C
0.115
¾
0.195
D
0.115
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.070
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
18.67
¾
19.69
B
6.10
¾
7.11
C
2.92
¾
4.95
D
2.92
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.78
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
74
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
MO-095a (see fig2)
Symbol
Nom.
Max.
A
0.745
¾
0.785
B
0.275
¾
0.295
C
0.120
¾
0.150
D
0.110
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.060
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
18.92
¾
19.94
B
6.99
¾
7.49
C
3.05
¾
3.81
D
2.79
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.52
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
75
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
16-pin NSOP (150mil) Outline Dimensions
A
1 6
9
1
B
8
C
C '
G
H
D
E
a
F
MS-012
Symbol
A
Min.
Nom.
Max.
0.228
¾
0.244
B
0.150
¾
0.157
C
0.012
¾
0.020
C¢
0.386
¾
0.402
D
¾
¾
0.069
E
¾
0.050
¾
F
0.004
¾
0.010
G
0.016
¾
0.050
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.00
Dimensions in inch
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
3.99
C
0.30
¾
0.51
C¢
9.80
¾
10.21
D
¾
¾
1.75
E
¾
1.27
¾
F
0.10
¾
0.25
G
0.41
¾
1.27
H
0.18
¾
0.25
a
0°
¾
8°
76
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
20-pin DIP (300mil) Outline Dimensions
A
B
A
2 0
1 1
1
1 0
B
2 0
1 1
1 0
1
H
H
C
C
D
D
E
F
I
G
E
F
Fig1. Full Lead Packages
I
G
Fig2. 1/2 Lead Packages
MS-001d (see fig1)
Symbol
Nom.
Max.
A
0.980
¾
1.060
B
0.240
¾
0.280
C
0.115
¾
0.195
D
0.115
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.070
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
24.89
¾
26.92
B
6.10
¾
7.11
C
2.92
¾
4.95
D
2.92
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.78
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
77
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
MO-095a (see fig2)
Symbol
Nom.
Max.
A
0.945
¾
0.985
B
0.275
¾
0.295
C
0.120
¾
0.150
D
0.110
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.060
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
24.00
¾
25.02
B
6.99
¾
7.49
C
3.05
¾
3.81
D
2.79
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.52
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
78
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
20-pin SOP (300mil) Outline Dimensions
1 1
2 0
A
B
1
1 0
C
C '
G
H
D
E
a
F
MS-013
Symbol
Nom.
Max.
A
0.393
¾
0.419
B
0.256
¾
0.300
C
0.012
¾
0.020
C¢
0.496
¾
0.512
D
¾
¾
0.104
E
¾
0.050
¾
F
0.004
¾
0.012
G
0.016
¾
0.050
H
0.008
¾
0.013
a
0°
¾
8°
Symbol
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
A
9.98
¾
10.64
B
6.50
¾
7.62
C
0.30
¾
0.51
C¢
12.60
¾
13.00
D
¾
¾
2.64
E
¾
1.27
¾
F
0.10
¾
0.30
G
0.41
¾
1.27
H
0.20
¾
0.33
a
0°
¾
8°
79
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
20-pin SSOP (150mil) Outline Dimensions
1 1
2 0
A
B
1
1 0
C
C '
G
H
D
E
Symbol
Dimensions in inch
Min.
Nom.
Max.
A
0.228
¾
0.244
B
0.150
¾
0.158
C
0.008
¾
0.012
C¢
0.335
¾
0.347
D
0.049
¾
0.065
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.015
¾
0.050
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.00
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
4.01
C
0.20
¾
0.30
C¢
8.51
¾
8.81
D
1.24
¾
1.65
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.38
¾
1.27
H
0.18
¾
0.25
a
0°
¾
8°
80
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
24-pin SKDIP (300mil) Outline Dimensions
A
A
1 3
2 4
B
1 3
2 4
B
1 2
1
1 2
1
H
H
C
C
D
D
E
F
I
G
E
F
I
G
Fig2. 1/2 Lead Packages
Fig1. Full Lead Packages
MS-001d (see fig1)
Symbol
Nom.
Max.
A
1.230
¾
1.280
B
0.240
¾
0.280
C
0.115
¾
0.195
D
0.115
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.070
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
31.24
¾
32.51
B
6.10
¾
7.11
C
2.92
¾
4.95
D
2.92
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.78
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
81
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
MS-001d (see fig2)
Symbol
Nom.
Max.
A
1.160
¾
1.195
B
0.240
¾
0.280
C
0.115
¾
0.195
D
0.115
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.070
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
29.46
¾
30.35
B
6.10
¾
7.11
C
2.92
¾
4.95
D
2.92
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.78
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
82
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
MO-095a (see fig2)
Symbol
Nom.
Max.
A
1.145
¾
1.185
B
0.275
¾
0.295
C
0.120
¾
0.150
D
0.110
¾
0.150
E
0.014
¾
0.022
F
0.045
¾
0.060
G
¾
0.100
¾
H
0.300
¾
0.325
I
¾
0.430
¾
Symbol
A
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
29.08
¾
30.10
B
6.99
¾
7.49
C
3.05
¾
3.81
D
2.79
¾
3.81
E
0.36
¾
0.56
F
1.14
¾
1.52
G
¾
2.54
¾
H
7.62
¾
8.26
I
¾
10.92
¾
83
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
24-pin SOP (300mil) Outline Dimensions
1 3
2 4
A
B
1
1 2
C
C '
G
H
D
E
a
F
MS-013
Symbol
Nom.
Max.
A
0.393
¾
0.419
B
0.256
¾
0.300
C
0.012
¾
0.020
C¢
0.598
¾
0.613
D
¾
¾
0.104
E
¾
0.050
¾
F
0.004
¾
0.012
G
0.016
¾
0.050
H
0.008
¾
0.013
a
0°
¾
8°
Symbol
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
A
9.98
¾
10.64
B
6.50
¾
7.62
C
0.30
¾
0.51
C¢
15.19
¾
15.57
D
¾
¾
2.64
E
¾
1.27
¾
F
0.10
¾
0.30
G
0.41
¾
1.27
H
0.20
¾
0.33
a
0°
¾
8°
84
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
24-pin SSOP (150mil) Outline Dimensions
1 3
2 4
A
B
1
1 2
C
C '
G
H
D
E
Symbol
Dimensions in inch
Min.
Nom.
Max.
A
0.228
¾
0.244
B
0.150
¾
0.157
C
0.008
¾
0.012
C¢
0.335
¾
0.346
D
0.054
¾
0.060
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.022
¾
0.028
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.00
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
3.99
C
0.20
¾
0.30
C¢
8.51
¾
8.79
D
1.37
¾
1.52
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.56
¾
0.71
H
0.18
¾
0.25
a
0°
¾
8°
85
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
28-pin SKDIP (300mil) Outline Dimensions
A
B
2 8
1 5
1
1 4
H
C
D
E
Symbol
I
G
Dimensions in inch
Min.
Nom.
Max.
A
1.375
¾
1.395
B
0.278
¾
0.298
C
0.125
¾
0.135
D
0.125
¾
0.145
E
0.016
¾
0.020
0.070
F
0.050
¾
G
¾
0.100
¾
H
0.295
¾
0.315
I
¾
0.375
¾
Symbol
Rev. 1.00
F
Dimensions in mm
Min.
Nom.
Max.
A
34.93
¾
35.43
B
7.06
¾
7.57
C
3.18
¾
3.43
D
3.18
¾
3.68
E
0.41
¾
0.51
F
1.27
¾
1.78
G
¾
2.54
¾
H
7.49
¾
8.00
I
¾
9.53
¾
86
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
28-pin SOP (300mil) Outline Dimensions
2 8
1 5
A
B
1
1 4
C
C '
G
H
D
E
a
F
MS-013
Symbol
Nom.
Max.
A
0.393
¾
0.419
B
0.256
¾
0.300
C
0.012
¾
0.020
C¢
0.697
¾
0.713
D
¾
¾
0.104
E
¾
0.050
¾
F
0.004
¾
0.012
G
0.016
¾
0.050
H
0.008
¾
0.013
a
0°
¾
8°
Symbol
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
A
9.98
¾
10.64
B
6.50
¾
7.62
C
0.30
¾
0.51
C¢
17.70
¾
18.11
D
¾
¾
2.64
E
¾
1.27
¾
F
0.10
¾
0.30
G
0.41
¾
1.27
H
0.20
¾
0.33
a
0°
¾
8°
87
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
28-pin SSOP (150mil) Outline Dimensions
1 5
2 8
A
B
1
1 4
C
C '
G
H
D
E
Symbol
Dimensions in inch
Min.
Nom.
Max.
A
0.228
¾
0.244
B
0.150
¾
0.157
C
0.008
¾
0.012
C¢
0.386
¾
0.394
D
0.054
¾
0.060
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.022
¾
0.028
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.00
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
3.99
C
0.20
¾
0.30
C¢
9.80
¾
10.01
D
1.37
¾
1.52
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.56
¾
0.71
H
0.18
¾
0.25
a
0°
¾
8°
88
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
44-pin QFP (10mm´10mm) Outline Dimensions
H
C
D
G
2 3
3 3
I
3 4
2 2
L
F
A
B
E
1 2
4 4
K
a
J
1
Symbol
A
Dimensions in inch
Min.
Nom.
Max.
0.512
¾
0.528
B
0.390
¾
0.398
C
0.512
¾
0.528
D
0.390
¾
0.398
E
¾
0.031
¾
F
¾
0.012
¾
G
0.075
¾
0.087
H
¾
¾
0.106
I
0.010
¾
0.020
J
0.029
¾
0.037
K
0.004
¾
0.008
L
¾
0.004
¾
a
0°
¾
7°
Symbol
Rev. 1.00
1 1
Dimensions in mm
Min.
Nom.
Max.
A
13.00
¾
13.40
B
9.90
¾
10.10
C
13.00
¾
13.40
D
9.90
¾
10.10
E
¾
0.80
¾
F
¾
0.30
¾
G
1.90
¾
2.20
H
¾
¾
2.70
I
0.25
¾
0.50
J
0.73
¾
0.93
K
0.10
¾
0.20
L
¾
0.10
¾
a
0°
¾
7°
89
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Reel Dimensions
D
T 2
A
C
B
T 1
SOP 16N (150mil)
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Dimensions in mm
330.0±1.0
100.0±1.5
13.0
+0.5/-0.2
2.0±0.5
16.8
+0.3/-0.2
22.2±0.2
SOP 20W, SOP 24W, SOP 28W (300mil)
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Dimensions in mm
330.0±1.0
100.0±1.5
13.0
+0.5/-0.2
2.0±0.5
24.8
+0.3/-0.2
30.2±0.2
SSOP 20S (150mil), SSOP 24S (150mil), SSOP 28S (150mil)
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Rev. 1.00
Dimensions in mm
330.0±1.0
100.0±1.5
13.0
+0.5/-0.2
2.0±0.5
16.8
+0.3/-0.2
22.2±0.2
90
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Carrier Tape Dimensions
P 0
D
P 1
t
E
F
W
B 0
C
D 1
P
K 0
A 0
R e e l H o le
IC p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
SOP 16N (150mil)
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
16.0±0.3
P
Cavity Pitch
8.0±0.1
E
Perforation Position
1.75±0.1
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.55
+0.10/-0.00
D1
Cavity Hole Diameter
1.50
+0.25/-0.00
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
10.3±0.1
K0
Cavity Depth
2.1±0.1
7.5±0.1
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
Rev. 1.00
91
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SOP 20W
Symbol
Description
Dimensions in mm
24.0
+0.3/-0.1
W
Carrier Tape Width
P
Cavity Pitch
12.0±0.1
E
Perforation Position
1.75±0.10
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
11.5±0.1
1.5
1.50
+0.1/-0.0
+0.25/-0.00
D1
Cavity Hole Diameter
P0
Perforation Pitch
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
10.8±0.1
B0
Cavity Width
13.3±0.1
K0
Cavity Depth
3.2±0.1
4.0±0.1
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
21.3±0.1
SOP 24W
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
24.0±0.3
P
Cavity Pitch
12.0±0.1
E
Perforation Position
1.75±0.1
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.55
+0.10/-0.00
D1
Cavity Hole Diameter
1.50
+0.25/-0.00
P0
Perforation Pitch
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
10.9±0.1
B0
Cavity Width
15.9±0.1
K0
Cavity Depth
11.5±0.1
4.0±0.1
3.1±0.1
t
Carrier Tape Thickness
0.35±0.05
C
Cover Tape Width
21.3±0.1
Rev. 1.00
92
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SOP 28W (300mil)
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
24.0±0.3
P
Cavity Pitch
12.0±0.1
E
Perforation Position
1.75±0.10
F
Cavity to Perforation (Width Direction)
11.5±0.1
D
Perforation Diameter
1.5
D1
Cavity Hole Diameter
1.50
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
10.85±0.10
B0
Cavity Width
18.34±0.10
K0
Cavity Depth
2.97±0.10
t
Carrier Tape Thickness
0.35±0.01
C
Cover Tape Width
21.3±0.1
+0.1/-0.0
+0.25/-0.00
SSOP 20S (150mil)
Symbol
Description
Dimensions in mm
16.0
+0.3/-0.1
W
Carrier Tape Width
P
Cavity Pitch
E
Perforation Position
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.5
D1
Cavity Hole Diameter
1.50
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
9.0±0.1
K0
Cavity Depth
2.3±0.1
8.0±0.1
1.75±0.10
7.5±0.1
+0.1/-0.0
+0.25/-0.00
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
Rev. 1.00
93
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
SSOP 24S (150mil)
Symbol
Description
Dimensions in mm
16.0
+0.3/-0.1
W
Carrier Tape Width
P
Cavity Pitch
E
Perforation Position
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.5
D1
Cavity Hole Diameter
1.50
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
9.5±0.1
K0
Cavity Depth
2.1±0.1
8.0±0.1
1.75±0.10
7.5±0.1
+0.1/-0.0
+0.25/-0.00
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
SSOP 28S (150mil)
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
16.0±0.3
P
Cavity Pitch
8.0±0.1
E
Perforation Position
1.75±0.1
F
Cavity to Perforation (Width Direction)
7.5±0.1
D
Perforation Diameter
1.55
+0.10/-0.00
D1
Cavity Hole Diameter
1.50
+0.25/-0.00
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
10.3±0.1
K0
Cavity Depth
2.1±0.1
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
Rev. 1.00
94
January 12, 2011
HT48R064D/065D/066D
Enhanced I/O Type 8-Bit OTP MCU with LED Driver
Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shenzhen Sales Office)
5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722
Holtek Semiconductor (USA), Inc. (North America Sales Office)
46729 Fremont Blvd., Fremont, CA 94538, USA
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com
Copyright Ó 2011 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.00
95
January 12, 2011