TI SN74AS181A

SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
•
•
•
•
SN54AS181B . . . JT OR JW PACKAGE
SN74AS181A . . . N OR NT PACKAGE
(TOP VIEW)
Full Look Ahead for High-Speed Operations
on Long Words
Arithmetic Operating Modes:
– Addition
– Subtraction
– Shift Operand A One Position
– Magnitude Comparison
– Twelve Other Arithmetic Operations
Logic Function Modes:
– Exclusive-OR
– Comparator
– AND, NAND, OR, NOR
Package Options Include Plastic
Small-Outline (N) Packages, Ceramic (FK)
Chip Carriers, Standard Plastic (NT) and
Ceramic (JT) 300-mil DIPs, and Ceramic
(JW) 600-mil DIPs
B0
A0
S3
S2
S1
S0
Cn
M
F0
F1
F2
GND
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
VCC
A1
B1
A2
B2
A3
B3
G
Cn + 4
P
A=B
F3
SN54AS181B . . . FK PACKAGE
(TOP VIEW)
S3
A0
B0
NC
VCC
A1
B1
description
The SN54AS181B and SN74AS181A arithmetic
logic units (ALUs) / function generators have a
complexity of 75 equivalent gates on a monolithic
chip. These circuits perform 16 binary arithmetic
operations on two 4-bit words as shown in
Tables 1 and 2. These operations are selected by
the four function-select (S0, S1, S2, and S3) lines
and include addition, subtraction, decrement, and
straight transfer. When performing arithmetic
manipulations, the internal carries are enabled by
applying a low-level voltage to the mode-control
(M) input. A full carry look-ahead scheme is used
to generate fast, simultaneous carry by means of
two cascade (G and P) outputs for the four bits in
the package.
4
5
3 2 1 28 27 26
25
6
24
7
23
8
22
9
21
10
20
19
11
12 13 14 15 16 17 18
A2
B2
A3
NC
B3
G
Cn + 4
F1
F2
GND
NC
F3
A=B
P
S2
S1
S0
NC
Cn
M
F0
NC – No internal connection
If high speed is not important, a ripple-carry (Cn) input and a ripple-carry (Cn + 4) output are available. The
ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without
external circuitry.
The SN54AS181B and SN74AS181A accommodate active-high or active-low data if the pin designations are
interpreted as follows:
PIN NUMBER
2
1
23
22
21
20
19
18
9
10
11
13
7
16
15
17
Active-low data (Table 1)
A0
B0
A1
B1
A2
B2
A3
B3
F0
F1
F2
F3
Cn
Cn + 4
P
G
Active-high data (Table 2)
A0
B0
A1
B1
A2
B2
A3
B3
F0
F1
F2
F3
Cn
Cn + 4
X
Y
Subtraction is accomplished by 1’s complement addition where the 1’s complement of the subtrahend is
generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.
Copyright  1994, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
description (continued)
The SN54AS181B and SN74AS181A also can be used as comparators. The A = B output is internally decoded
from the function (F0, F1, F2, F3) outputs so that when two words of equal magnitude are applied at the A and
B inputs, the output assumes a high level to indicate equality (A = B). The ALU must be in the subtract mode
with Cn = H when performing this comparison. The A = B output is open collector so that it can be wire-AND
connected to give a comparison for more than four bits. Cn + 4 also can be used to supply relative magnitude
information. The ALU must be placed in the subtract mode by placing the function-select inputs S3, S2, S1, and
S0 at L, H, H, and L, respectively.
INPUT
Cn
OUTPUT
Cn + 4
ACTIVE-LOW DATA
(Figure 1)
ACTIVE-HIGH DATA
(Figure 2)
H
H
A≥B
A≤B
H
L
A<B
A>B
L
H
A>B
A<B
L
L
A≤B
A≥B
These circuits not only incorporate all of the designer’s requirements for arithmetic operations, but also provide
16 possible functions of two Boolean variables without using external circuitry. These logic functions are
selected by the four function-select inputs with M at a high level to disable the internal carry. The 16 logic
functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.
TYPICAL ADDITION TIME
(CL = 15 pF, RL = 280 Ω, TA = 25°C)
NUMBER
OF BITS
ADDITION
TIME USING
′S181 AND
′S182
PACKAGE COUNT
ALUs
LOOK-AHEAD
CARRY
GENERATORS
CARRY METHOD
BETWEEN ALUs
1 to 4
11 ns
1
None
5 to 8
18 ns
2
Ripple
9 to 16
19 ns
3 or 4
1
Full look ahead
17 to 64
28 ns
5 to 16
2 to 5
Full look ahead
The SN54AS181B is characterized for operation over the full military temperature range of – 55°C to 125°C. The
SN74AS181A is characterized for operation from 0°C to 70°C.
application note
An application-specific problem has been identified in the SN54AS181B device. The F0 – F4 outputs exhibit
voltage transients when one or more B-data inputs transition from a high to a low state. The resultant voltage
transients can have an amplitude of 2 V relative to VOL with a width of 5 ns at an input threshold of 1.5 V. The
transient pulse occurs coincidentally with the high-to-low transition of the B-data input(s) and appears to be
caused by internal coupling.
In system operations in which this device is used, it is likely that transmission-line effects minimize this anomaly.
Narrow width of the voltage transient makes the pulse transparent to most circuitry; however, in certain
applications, the transients can cause system errors.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
logic symbol†
S0
S1
S2
S3
M
Cn
6
5
8
7
1
23
B1
A2
22
21
20
B2
A3
B3
0
M
31
3
B0
A1
15
(0 . . . 15) CP
4
2
A0
ALU
0
19
18
(0 . . . 15) CG
6(P=Q)
4
17
14
P
G
A=B
16
Cn + 4
(0 . . . 15) CO
C1
P
Q
P
[1]
[2]
9
F0
10
F1
Q
P
[3]
11
F2
Q
P
Q
[8]
13
F3
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the JT, JW, N, and NT packages.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
logic diagram
S3
S2
S1
S0
3
4
5
6
17
B3
18
16
A3
19
15
13
B2
A2
B1
A1
M
Cn
11
F3
F2
22
14
A=B
23
F1
1
2
8
7
Pin numbers shown are for the JT, JW, N, and NT packages.
4
P
21
9
A0
Cn + 4
20
10
B0
G
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
F0
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
signal designations
In Figures 1 and 2, the polarity indicators ( ) indicate that the associated input or output is active low with
respect to the function shown inside the symbol. The symbols are the same in both figures. The signal
designations in Figure 1 agree with the indicated internal functions based on active-low data and are for use
with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed
in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in
Table 2. The SN54AS181B and SN74AS181A together with the ′S182 can be used with the signal designation
of either Figure 1 or Figure 2.
SN54AS181B,
SN74AS181A
S0
S1
S2
S3
M
Cn
A0
B0
6
(0 . . . 15) CP
4
0
M
31 (0 . . . 15) CG
6(P=Q)
3
8
4
B1
A2
B2
A3
P
17
G
14
16
(0 . . . 15) CO
S0
15
A=B
Cn + 4
7
S1
S2
S3
M
Cn
2
P
1
P
22
9
[1]
Q
23
A1
ALU
0
5
SN54AS181B,
SN74AS181A
10
[2]
Q
21
P
20
19
P
18
13
[8]
Q
B3
11
[3]
Q
A0
F0
B0
6
(0 . . . 15) CP
0
M
(0
. . . 15) CG
31
6(P=Q)
4
3
8
4
F2
A1
B1
A2
B2
A3
F3
Cn
1
3
G0
2
P1
G1
P2
G2
P3
G3
P4
G4
P5
G5
P6
G6
P7
G7
5
4
8
7
10
9
14
13
16
15
19
18
21
20
C1
CP0
CG0
CG1
CP2
CG2
CO1
CO3
CP3
CO5
CG3
CO7
Y
16
A=B
Cn + 4
2
P
1
P
22
9
[1]
Q
10
[2]
Q
21
P
20
19
P
18
13
[8]
Q
B3
11
[3]
Q
F0
F1
F2
F3
′S182
CPG
CP1
X
17
14
(0 . . . 15) CO
′S182
P0
15
7
23
F1
ALU
0
5
6
11
17
22
Cn
1
X0
3
Y0
2
X1
Cn + 8
Cn + 16
Cn + 24
Cn + 32
Y1
X2
Y2
X3
Y3
CP4
X4
CG4
Y4
CP5
X5
CG5
Y5
CP6
X6
CG6
Y6
CP7
X7
CG7
Y7
5
4
8
7
10
9
14
13
16
15
19
18
21
20
Figure 1
(use with Table 1)
C1
CPG
CP0
CG0
CP1
CG1
CP2
CG2
CO1
CO3
CP3
CO5
CG3
CO7
6
11
17
22
Cn + 8
Cn + 16
Cn + 24
Cn + 32
CP4
CG4
CP5
CG5
CP6
CG6
CP7
CG7
Figure 2
(use with Table 2)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
Table 1
ACTIVE-LOW DATA
SELECTION
S0
M=H
LOGIC
FUNCTIONS
M = L; ARITHMETIC OPERATIONS
Cn = L
(no carry)
Cn = H
(with carry)
S3
S2
S1
L
L
L
L
F=A
F = A MINUS 1
F=A
L
L
L
H
F = AB
F = AB MINUS 1
F = AB
L
L
H
L
F=A+B
F = AB MINUS 1
F = AB
L
L
H
H
F=1
F = MINUS 1 (2’s COMP)
F = ZERO
L
H
L
L
F=A+B
F = A PLUS (A + B)
F = A PLUS (A + B) PLUS 1
L
H
L
H
F=B
F = AB PLUS (A + B)
F = AB PLUS (A + B) PLUS 1
L
H
H
L
F=A⊕B
F = A MINUS B MINUS 1
F = A MINUS B
L
H
H
H
F=A+B
F=A+B
F = (A + B) PLUS 1
H
L
L
L
F = AB
F = A PLUS (A + B)
F = A PLUS (A + B) PLUS 1
H
L
L
H
F=A⊕B
F = A PLUS B
F = A PLUS B PLUS 1
H
L
H
L
F=B
F = AB PLUS (A + B)
F = AB PLUS (A + B) PLUS 1
H
L
H
H
F=A+B
F = (A + B)
F = (A + B) PLUS 1
F = A PLUS A PLUS 1
H
H
L
L
F=0
F = A PLUS A†
H
H
L
H
F = AB
F = AB PLUS A
F = AB PLUS A PLUS 1
H
H
H
L
F = AB
F = AB PLUS A
F =AB PLUS A PLUS 1
H
H
H
H
F=A
F = A PLUS 1
† Each bit is shifted to the next more significant position.
F = A PLUS 1
Table 2
ACTIVE-HIGH DATA
SELECTION
M = L; ARITHMETIC OPERATIONS
S3
S2
S1
S0
M=H
LOGIC
FUNCTIONS
L
L
L
L
F=A
F=A
L
L
L
H
F=A+B
F=A+B
F = (A+ B) PLUS 1
L
L
H
L
F = AB
F=A+B
F = (A + B) PLUS 1
L
L
H
H
F=0
F = MINUS 1 (2’s COMPL)
F = ZERO
L
H
L
L
F = AB
F = A PLUS AB
F = A PLUS AB PLUS 1
L
H
L
H
F=B
F = (A + B) PLUS AB
F =( A + B) PLUS AB PLUS 1
L
H
H
L
F=A⊕B
F = A MINUS B MINUS 1
F = A MINUS B
L
H
H
H
F = AB
F = AB MINUS 1
F=AB
H
L
L
L
F=A+B
F = A PLUS AB
F = A PLUS AB PLUS 1
H
L
L
H
F=A⊕B
F = A PLUS B
F = A PLUS B PLUS 1
H
L
H
L
F=B
F = (A + B) PLUS AB
F = (A + B) PLUS AB PLUS 1
H
L
H
H
F = AB
H
H
L
L
F=1
F = AB MINUS 1
F = A PLUS A†
F = A PLUS A PLUS 1
H
H
L
H
F=A+B
F = (A + B) PLUS A
F = (A + B) PLUS A PLUS 1
H
H
H
L
F=A+B
F = (A + B) PLUS A
F =(A + B) PLUS A PLUS 1
H
H
H
H
F=A
F = A MINUS 1
F=A
Cn = H
(no carry)
Cn = L
(with carry)
F = A PLUS 1
† Each bit is shifted to the next more significant position.
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
F = AB
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Off-state output voltage (A = B output only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range, TA: SN54AS181B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
SN74AS181A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54AS181B
VCC
VIH
Supply voltage
VIL
VOH
Low-level input voltage
High-level input voltage
High-level output voltage
IOH
High level output current
High-level
IOL
Low level output current
Low-level
TA
Operating free-air temperature
SN74AS181A
MIN
NOM
MAX
MIN
NOM
MAX
4.5
5
5.5
4.5
5
5.5
2
2
UNIT
V
V
0.8
0.8
V
A = B output only
5.5
5.5
V
All outputs except A = B and G
–2
–2
G
–3
–3
All outputs except G
20
20
G
48
48
– 55
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
125
0
70
mA
mA
°C
7
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VIK
VOH
VOL
IOH
II
IIH
IIL
SN54AS181B
TYP†
MAX
TEST CONDITIONS
MIN
Any output except A = B
VCC = 4.5 V,
VCC = 4.5 V to 5.5 V,
II = – 18 mA
IOH = – 2 mA
G
VCC = 4.5 V,
IOH = – 3 mA
IOL = 20 mA
Any output except G
G
A=B
VCC = 4
4.5
5V
– 1.2
VCC – 2
2.4
IOL = 48 mA
VOH = 5.5 V
3.4
0.5
0.3
0.5
0.4
0.5
0.4
0.5
0.1
M
0.1
0.1
Any A or B
0.3
0.3
0.4
0.4
Cn
0.6
0.6
M
20
20
60
60
80
80
Cn
120
120
M
– 0.5
–2
Any A or B
– 1.5
–6
–2
–8
–3
– 12
Any A or B
Any S
Any S
5V
VCC = 5
5.5
V,
VCC = 5
5.5
5V
V,
VCC = 5
5.5
5V
V,
VI = 7 V
VI = 2
2.7
7V
VI = 0
0.4
4V
All outputs except A = B
and G
VCC = 5.5 V,,
VO = 2.25 V
G
– 30
– 30
– 45
– 112
– 30
– 125
– 30
– 45
UNIT
V
V
3.4
0.3
Cn
IO‡
– 1.2
VCC – 2
2.4
0.1
Any S
VCC = 4.5 V,
SN74AS181A
TYP†
MAX
MIN
– 112
V
mA
mA
µA
mA
mA
– 125
ICC
VCC = 5.5 V
74
117
135
200
mA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
switching characteristics (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS†
VCC = 4.5 V to 5.5 V,
CL = 50 pF,
RL = 500 Ω,
TA = MIN to MAX‡
SN54AS181B SN74AS181A
MIN
MAX
MIN
MAX
3
9
2
9
2
7
2
9
tPLH
tPHL
Cn
Cn + 4
tPLH
tPHL
16
2
12
Cn + 4
M = 0,, S1 = S2 = 0,,
S0 = S3 = 4.5 V (SUM mode)
2
An A or B
Any
2
14
2
12
tPLH
tPHL
18
4
16
Cn + 4
M = 0,, S1 = S3 = 0,,
S1 = S2 = 4.5 V (DIFF mode)
3
An A or B
Any
3
14.5
2
16
tPLH
tPHL
Cn
3
10.5
3
9
An F
Any
M = 0 (SUM or DIFF mode)
3
10
3
9
tPLH
tPHL
9.5
2
8
G
M = 0,, S1 = S2 = 0,,
S0 = S3 = 4.5 V (SUM mode)
3
An A or B
Any
2
7
2
7
tPLH
tPHL
12
2
9.5
G
M = 0,, S1 = S3 = 0,,
S1 = S2 = 4.5 V (DIFF mode)
3
An A or B
Any
2
9
2
9
tPLH
tPHL
9.5
2
8
P
M = 0,, S1 = S2 = 0,,
S0 = S3 = 4.5 V (SUM mode)
3
An A or B
Any
2
7.5
2
8
tPLH
tPHL
12
2
10
P
M = 0,, S1 = S3 = 0,,
S1 = S2 = 4.5 V (DIFF mode)
3
An A or B
Any
3
8.5
2
10
tPLH
tPHL
11
2
9.5
Fi
M = 0,, S1 = S2 = 0,,
S0 = S3 = 4.5 V (SUM mode)
3
Ai or Bi
3
9
2
8
tPLH
tPHL
13.5
2
10.5
Fi
M = 0,, S1 = S3 = 0,,
S1 = S2 = 4.5 V (DIFF mode)
3
Ai or Bi
3
11
2
10
tPLH
tPHL
3
16
2
11
Ai or Bi
Fi
M = 4.5
4 5 V (LOGIC mode)
3
10
2
11
tPLH
tPHL
Any A or B
A=B
2
19
4
21
3
22
4
21
M = 0,, S1 = S3 = 0,,
S1 = S2 = 4.5 V (DIFF mode)
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
† Refer to the parameter measurement information tables for the SUM-, DIFF-, and LOGIC-mode test tables.
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
PARAMETER MEASUREMENT INFORMATION
SUM-MODE TEST TABLE
(Function Inputs: S0 = S3 = 4.5 V, S1 = S2 = M = 0)
10
PARAMETER
INPUT
UNDER
TEST
tPLH
tPHL
OTHER INPUT
SAME BIT
OTHER DATA INPUTS
OUTPUT
UNDER
TEST
OUTPUT
WAVEFORM
(See Note 1)
APPLY
4.5 V
APPLY
GND
APPLY
4.5 V
APPLY
GND
Ai
Bi
None
Remaining
g
A and B
Cn
Fi
In phase
tPLH
tPHL
Bi
Ai
None
Remaining
g
A and B
Cn
Fi
In phase
tPLH
tPHL
Ai
Bi
None
None
Remaining
g
A and B, Cn
P
In phase
tPLH
tPHL
Bi
Ai
None
None
Remaining
g
A and B, Cn
P
In phase
tPLH
tPHL
Ai
None
Bi
Remaining
g
B
Remaining
g
A, Cn
G
In phase
tPLH
tPHL
Bi
None
Ai
Remaining
g
B
Remaining
g
A, Cn
G
In phase
tPLH
tPHL
Cn
None
None
All A
All B
Anyy F
or Cn + 4
In phase
tPLH
tPHL
Ai
None
Bi
Remaining
g
B
Remaining
g
A, Cn
Cn + 4
O t of phase
Out
tPLH
tPHL
Bi
None
Ai
Remaining
g
B
Remaining
g
A, Cn
Cn + 4
Out of phase
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
PARAMETER MEASUREMENT INFORMATION
DIFF-MODE TEST TABLE
(Function Inputs: S1 = S2 = 4.5 V, S0 = S3 = M = 0)
PARAMETER
INPUT
UNDER
TEST
tPLH
tPHL
OTHER INPUT
SAME BIT
OTHER DATA INPUTS
OUTPUT
UNDER
TEST
OUTPUT
WAVEFORM
(See Note 1)
APPLY
4.5 V
APPLY
GND
APPLY
4.5 V
APPLY
GND
Ai
None
Bi
Remaining
g
A
Remaining
g
B, Cn
Fi
In phase
tPLH
tPHL
Bi
Ai
None
Remaining
g
A
Remaining
g
B, Cn
Fi
O t of phase
Out
tPLH
tPHL
Ai
None
Bi
None
Remaining
g
A and B, Cn
P
In phase
tPLH
tPHL
Bi
Ai
None
None
Remaining
g
A and B, Cn
P
O t of phase
Out
tPLH
tPHL
Ai
Bi
None
None
Remaining
g
A and B, Cn
G
In phase
tPLH
tPHL
Bi
None
Ai
None
Remaining
g
A and B, Cn
G
O t of phase
Out
tPLH
tPHL
Ai
None
Bi
Remaining
g
A
Remaining
g
B, Cn
A=B
In phase
tPLH
tPHL
Bi
Ai
None
Remaining
g
A
Remaining
g
B, Cn
A=B
O t of phase
Out
tPLH
tPHL
Cn
None
None
All
A and B
None
Cn + 4
or any F
In phase
tPLH
tPHL
Ai
Bi
None
None
Remaining
g
A, B, Cn
Cn + 4
O t of phase
Out
tPLH
tPHL
Bi
None
Ai
None
Remaining
g
A, B, Cn
Cn + 4
In phase
OUTPUT
UNDER
TEST
OUTPUT
WAVEFORM
(See Note 1)
LOGIC-MODE TEST TABLE
(Function Inputs: S1 = S2 = M = 4.5 V, S0 = S3 = 0)
PARAMETER
INPUT
UNDER
TEST
tPLH
tPHL
tPLH
tPHL
OTHER INPUT
SAME BIT
OTHER DATA INPUTS
APPLY
4.5 V
APPLY
GND
APPLY
GND
APPLY
4.5 V
Ai
Bi
None
None
Remaining
g
A and B, Cn
Fi
O t of phase
Out
Bi
Ai
None
None
Remaining
g
A and B, Cn
Fi
Out of phase
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
SN54AS181B, SN74AS181A
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7V
RL = R1 = R2
VCC
S1
RL
R1
Test
Point
From Output
Under Test
CL
(see Note A)
From Output
Under Test
RL
Test
Point
From Output
Under Test
CL
(see Note A)
CL
(see Note A)
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
3.5 V
Timing
Input
Test
Point
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
3.5 V
High-Level
Pulse
1.3 V
R2
1.3 V
1.3 V
0.3 V
0.3 V
tsu
Data
Input
tw
th
3.5 V
1.3 V
3.5 V
Low-Level
Pulse
1.3 V
0.3 V
1.3 V
0.3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
3.5 V
Output
Control
(low-level
enabling)
1.3 V
1.3 V
0.3 V
tPZL
Waveform 1
S1 Closed
(see Note B)
tPLZ
[3.5 V
1.3 V
tPHZ
tPZH
Waveform 2
S1 Open
(see Note B)
1.3 V
VOL
0.3 V
VOH
1.3 V
0.3 V
[0 V
3.5 V
1.3 V
Input
1.3 V
0.3 V
tPHL
tPLH
VOH
In-Phase
Output
1.3 V
1.3 V
VOL
tPLH
tPHL
VOH
Out-of-Phase
Output
(see Note C)
1.3 V
1.3 V
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%.
E. The outputs are measured one at a time with one transition per measurement.
Figure 3. Load Circuits and Voltage Waveforms
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated