ETC FSAL200QSCX

Revised March 2002
FSAL200
Quad 2:1 Multiplexer/Demultiplexer
Wide Bandwidth LAN Switch
General Description
Features
The Fairchild Switch FSAL200 is a rail-to-rail quad 2:1
high-speed CMOS TTL-compatible multiplexer/demultiplexer LAN switch. The low On Resistance of the switch
allows inputs to be connected to outputs without adding
propagation delay or generating additional ground bounce
noise.
■ Typical 6Ω switch connection between two ports
When OE is LOW, the select pin connects the A Port to the
selected B Port output. When OE is HIGH, the switch is
OPEN and a high-impedance state exists between the two
ports.
■ Rail-to-rail signal handling
■ Minimal propagation delay through the switch
■ Low ICC
■ Zero bounce in flow-through mode
■ Control inputs compatible with TTL level
■ Low insertion loss
■ Route LAN Signals including:
10/100 Ethernet
10/1000 Ethernet
100VG-AnyLAN
Token Ring 4/16 Mbps
ATM25
SONET OCI 51.8 Mbps
T1/E1
Ordering Code:
Order Number
Package Number
FSAL200QSC
MQA16
Package Description
16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Truth Table
Pin Name
Description
S
OE
Function
OE
Bus Switch Enable
X
H
Disconnect
S
Select Input
L
L
A = B1
A
Bus A
H
L
A = B2
B1 - B2
Bus B
© 2002 Fairchild Semiconductor Corporation
DS500649
www.fairchildsemi.com
FSAL200 Quad 2:1 Multiplexer/Demultiplexer Wide Bandwidth LAN Switch
January 2002
FSAL200
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC)
DC Switch Voltage (VS) (Note 2)
DC Input Voltage (VIN) (Note 2)
Recommended Operating
Conditions (Note 3)
−0.5V to +7.0V
−0.5V to VCC +0.5V
Supply Voltage Operating (VCC)
−0.5V to +7.0V
DC Input Diode Current (IIK)
@ (IIK) VIN < 0V
DC Output Current (IOUT)
Storage Temperature Range (TSTG)
0V to VCC
Output Voltage (VOUT)
120 mA
Operating Temperature (TA)
0V to VCC
−40°C to +85°C
Input Rise and Fall Time (tr, tf)
−65°C to +150°C
Control Input VCC = 2.3V - 3.6V
0 ns/V to 10 ns/V
0.5 W
Control Input VCC = 4.5V - 5.5V
0 ns/V to 5 ns/V
Power Dissipation (PD) @ +85°C
Thermal Resistance (θJA)
Ambient Temperature with
−40°C to +85°C
Power Applied
0V to VCC
Switch Input Voltage (VIN)
−50 mA
±100 mA
DC VCC or Ground Current (ICC/IGND)
3.0V to 5.5V
Control Input Voltage (VIN)
350°C/W
Note 1: Absolute maximum ratings are DC values beyond which the device
may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.
Note 2: The input and output negative voltage ratings may be exceeded if
the input and output diode current ratings are observed.
Note 3: Control input must be held HIGH or LOW, it must not float.
DC Electrical Characteristics
Symbol
VIH
Parameter
HIGH Level Input Voltage
TA = −40°C to +85°C
VCC
(V)
Min
4.5 - 5.5
2.0
3.0 - 3.6
2.0
4.5 - 5.5
−0.5
3.0 - 3.6
−0.5
Typ
Units
V
VIL
LOW Level Input Voltage
IOZ
OFF State Leakage Current
0 − 5.5
RON
Switch On Resistance
4.5 - 5.5
6
12
(Note 4)
3.0 - 3.6
15
22
IIN
Control Input Leakage Current
ICC
Quiescent Supply Current
All Channels ON or OFF
Analog Signal Range
∆RON
0.8
0.8
100
V
nA
Ω
5.5
±1
3.6
±1
5.5
1
µA
VCC
V
VCC
Conditions
Max
0
On Resistance Match Between
4.5 - 5.5
0.4
2
Channels (Note 4)(Note 5)
3.0 - 3.6
1
3
IO
Output Current
4.5 - 5.5
100
3.0 - 3.6
80
Rflat
On Resistance Flatness
4.5 - 5.5
3
(Note 4)(Note 6)
3.0 - 3.6
7
µA
0 ≤ VIN ≤ 5.5V
ION = 10 - 30 mA
ION = 10 - 30 mA
VIN = VCC or GND
VIN = VCC or GND
Ω
mA
Ω
VIN = VCC or GND
IOUT = 0
IA = −30 mA, VBn = 3.15
IA = −10 mA, VBn 2.1
Bn, Bn, S = 0V to 5V
A, B1, B2 = 0V to 5V
A, B1, B2 = 0V to 5V
Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the
voltages on the two (A or B Ports).
Note 5: ∆RON = RON max − RON min measured at identical VCC, temperature and voltage levels.
Note 6: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.
www.fairchildsemi.com
2
Symbol
tON
tOFF
Q
OIRR
Parameter
VCC
(V)
TA = −40°C to +85°C
Min
D
Units
Conditions
Turn On Time
4.5 − 5.5
10
20
ns
VBn = 3V
3.0 - 3.6
28
40
ns
VBn = 1.5V
Turn Off Time
4.5 − 5.5
5
10
ns
VBn = 3V
S to Output
3.0 - 3.6
4
20
ns
VBn = 1.5V
Charge Injection
5.0
7
(Note 7)
3.3
3
Off Isolation
Crosstalk
pC
−55
4.5 - 5.5
dB
−75
3.0 - 3.6
BW
Max
S to Output
(Note 8)
Xtalk
Typ
dB
−70
4.5 - 5.5
dB
Figure
Number
Figures
1, 2
Figures
1, 2
CL = 0.1 nF, VGEN = 0V
RGEN = 0 Ω
RL = 100 Ω
Figure 3
Figure 4
f = 30 MHz
RL = 50 Ω
Figure 4
f = 1 MHz
RL = 100 Ω
Figure 5
f = 30 MHz
RL = 50 Ω
3.0 - 3.6
−75
dB
4.5 - 5.5
137
MHz
RL = 100 Ω
Figure 8
3.0 - 3.6
110
MHz
RL = 50 Ω
Figure 8
∆RON/RL Distortion
4.5 - 5.5
2
(Note 7)
3.0 - 3.6
3
%
RL = 100 Ω
−3dB Bandwidth
Figure 5
f = 1 MHz
Note 7: Guaranteed by Design.
Note 8: Off Isolation = 20 log10 [VA / VBn]
Capacitance
Symbol
(Note 9)
Parameter
Typ
Max
Units
Conditions
Figure
Number
CIN
Control Pin Input Capacitance
2.3
pF
VCC = 0V
CIO-B
B Port Off Capacitance
12
pF
VCC = 5.0V and 3.0V
Figure 6
A Port Off Capacitance
20
pF
VCC = 5.0V and 3.0V
Figure 7
Note 9: TA = +25°C, f = 1 MHz, Capacitance is characterized but not tested in production.
3
www.fairchildsemi.com
FSAL200
AC Electrical Characteristics
FSAL200
AC Loading and Waveforms
FIGURE 1. AC Waveforms
FIGURE 2. tON, tOFF Loading
www.fairchildsemi.com
4
FSAL200
AC Loading and Waveforms
(Continued)
FIGURE 3. Charge Injection Test
Note: RL = 50 Ω when VCC = 3.3±10% for the Off Isolation, Crosstalk and Bandwidth test.
FIGURE 4. Off Isolation
FIGURE 5. Crosstalk
FIGURE 6. Channel Off Capacitance
FIGURE 7. Channel On Capacitance
FIGURE 8. Bandwidth
5
www.fairchildsemi.com
FSAL200 Quad 2:1 Multiplexer/Demultiplexer Wide Bandwidth LAN Switch
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
Package Number MQA16
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
www.fairchildsemi.com
6