ETC TPS60125

TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
features
applications
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
High Average Efficiency Over Input Voltage
Range Because of Special Switching
Topology
Minimum 200-mA Output Current From an
Input Voltage Range of 1.8-V to 3.6-V
Regulated 3.3-V or 3-V ±4% Output Voltage
No Inductors Required, Low EMI
Only Four External Components Required
55-µA Quiescent Supply Current
0.05-µA Shutdown Current
Load Disconnected in Shutdown
Integrated Low Battery and Power Good
Detectors
Evaluation Module Available
(TPS60120EVM-142)
Applications Powered by Two Battery Cells
Portable Instruments
Battery-Powered Microprocessor Systems
Miniature Equipment
Backup-Battery Boost Converters
PDAs, Organizers, Laptops
MP-3 Portable Audio Players
Handheld Instrumentation
Medical Instruments (e.g., Glucose Meters)
Cordless Phones
efficiency (TPS60120, TPS60121)
100
IO = 66 mA
VO = 3.3 V
TC = 25°C
90
·
description
The TPS6012x step-up, regulated charge pumps
generate a 3.3-V or 3-V ±4% output voltage from
a 1.8-V to 3.6-V input voltage (two alkaline, NiCd,
or NiMH batteries). They can deliver an output
current of at least 200 mA (100 mA for the
TPS60122 and TPS60123), all from a 2-V input.
Four external capacitors are needed to build a
complete high efficiency dc/dc charge pump
converter. To achieve the high efficiency over a
wide input voltage range, the charge pump
automatically selects between a 1.5x or doubler
conversion mode. From a 2-V input, all ICs can
start with full load current.
The devices feature the power-saving pulse-skip
mode to extend battery life at light loads.
TPS60120, TPS60122, and TPS60124 include a
low battery comparator. TPS60121, TPS60123,
and TPS60125 feature a power-good output. The
logic shutdown function reduces the supply
current to a maximum of 1 µA and disconnects the
load from the input. Special current-control
circuitry prevents excessive current from being
drawn from the battery during start-up. This dc/dc
converter requires no inductors, therefore EMI is
of low concern. It is available in the small,
thermally enhanced 20-pin PowerPADt package
(PWP).
Efficiency – %
80
70
60
IO = 116 mA
IO = 164 mA
IO = 216 mA
50
40
30
20
10
0
1.8
2
2.2
2.4 2.6 2.8
3
3.2 3.4 3.6
VI – Input Voltage – V
typical operating circuit
Input
1.8 V to 3.6 V
Ci
10 µF
Output
3.3 V
TPS60120
R1
IN
OUT
IN
OUT
LBI
OFF/ON
FB
R3
R2
C1
2.2 µF
CO
22 µF
LBO
C1+
C2+
C1–
C2–
C2
2.2 µF
ENABLE
PGND GND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments Incorporated.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
PWP PACKAGE
(TPS60120, TPS60122, TPS60124)
(TOP VIEW)
GND
GND
ENABLE
FB
OUT
C1+
IN
C1–
PGND
PGND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
PWP PACKAGE
(TPS60121, TPS60123, TPS60125)
(TOP VIEW)
GND
GND
ENABLE
FB
OUT
C1+
IN
C1–
PGND
PGND
GND
GND
LBI
LBO
OUT
C2+
IN
C2–
PGND
PGND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GND
GND
NC
PG
OUT
C2+
IN
C2–
PGND
PGND
Thermal Pad
AVAILABLE OPTIONS
TA
PART NUMBER†
PACKAGE
TPS60120PWP
2 Cell to 3.3
2-Cell
3 3 V,
V 200 mA
TPS60121PWP
– 40°C to 85°C
TPS60122PWP
TPS60123PWP
DEVICE FEATURES
PWP
20-Pin thermally
y
enhanced TSSOP
TPS60124PWP
2 Cell to 3.3
3 3 V,
V 100 mA
2-Cell
2-Cell to 3 V,
V 200 mA
TPS60125PWP
Low battery detector
Power good detector
Low battery detector
Power good detector
Low battery detector
Power good detector
† The PWP package is available taped and reeled. Add R suffix to device type (e.g. TPS60120PWPR) to order quantities of 2000
devices per reel.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
functional block diagram
TPS60120, TPS60122, TPS60124
IN
C1+
Oscillator
C1F
ENABLE
Charge Pump
Power Stages
Control
Circuit
C1–
OUT
PGND
IN
C2+
C2F
_
C2–
OUT
PGND
+
+
VREF –
Shutdown/
Start-Up
Control
FB
_
_
+
LBI
+
+
–
0.8 VI
+
VREF –
GND
LBO
TPS60121, TPS60123, TPS60125
IN
C1+
Oscillator
C1F
C1–
OUT
ENABLE
Charge Pump
Power Stages
Control
Circuit
PGND
IN
C2+
C2F
_
C2–
+
VREF
Shutdown/
Start-Up Control
OUT
PGND
+
–
FB
_
_
+
+
+
–
0.8 VI
VREF
GND
POST OFFICE BOX 655303
+
–
PG
• DALLAS, TEXAS 75265
3
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
Terminal Functions
TERMINAL
NAME
C1+
NO.
I/O
DESCRIPTION
6
Positive terminal of the flying capacitor C1
C1–
8
Negative terminal of the flying capacitor C1
C2+
15
Positive terminal of the flying capacitor C2
C2–
13
Negative terminal of the flying capacitor C2
ENABLE
3
I
ENABLE input. Connect ENABLE to IN for normal operation. When ENABLE is a logic low, the device turns off and
the supply current decreases to 0.05 µA. The output is disconnected from the input when the device is placed in
shutdown.
FB
4
I
Feedback input. Connect FB to OUT as close to the load as possible to achieve best regulation. Resistive divider
is on the chip to match the internal reference voltage of 1.21 V.
1, 2,
19, 20
GND
Ground. Analog ground for internal reference and control circuitry. Connect to PGND through a short trace.
7,14
I
Supply input. Connect to an input supply in the 1.8-V to 3.6-V range. Bypass IN to PGND with a (CO/2) µF capacitor.
Connect both INs through a short trace.
LBO/PG
17
O
Low battery detector output or power good output. Open drain output of the low battery or power-good comparator.
It can sink 1 mA. A 100-kΩ to 1-MΩ pullup is recommended. Leave terminal unconnected if not used.
LBI/NC
18
I
Low battery detector input (TPS60120/TPS60122/TPS60124 only). The input is compared to the internal 1.21-V
reference voltage. Connect terminal to ground if the low-battery detector function is not used. On the TPS60121,
TPS60123, and TPS60125, this terminal is not connected.
OUT
5, 16
O
Regulated power output. Connect both OUT terminals through a short trace and bypass OUT to GND with the output
filter capacitor CO.
PGND
9–12
IN
Power ground. Charge-pump current flows through this pin. Connect all PGND pins together.
detailed description
operating principle
The TPS6012x charge pumps provide a regulated 3.3-V or 3-V output from a 1.8-V to 3.6-V input. They are
designed for a maximum load current of at least 200 mA or 100 mA, respectively. Designed specifically for
space-critical, battery-powered applications, the complete charge pump circuit requires only four external
capacitors. The circuit is optimized for efficiency over a wide input voltage range.
The TPS6012x charge pumps consist of an oscillator, a 1.21-V bandgap reference, an internal resistive
feedback circuit, an error amplifier, high current MOSFET switches, a shutdown/start-up circuit, a low-battery
or power-good comparator, and a control circuit (see the functional block diagram).
The device consists of two single-ended charge pumps. The power stages of the charge pump are automatically
configured to amplify the input voltage with a conversion factor of 1.5 or 2. The conversion ratio depends on
input voltage and output current. With input voltages lower than approximately 2.4 V, the convertor will run in
a voltage doubler mode with a gain of two. With a higher input voltage, the converter operates with a gain of
1.5. This assures high efficiency over the wide input voltage range of a two-cell battery stack and is further
described in the adaptive mode switching section.
adaptive mode switching
The ON-resistance of the MOSFETs that are in the charge path of the flying capacitors is regulated when the
charge pump operates in voltage doubler-mode. It is changed depending on the output voltage that is fed back
into the control loop. This way, the time-constant during the charging phase can be modified and increased
versus a time-constant for fully switched-on MOSFETs. The ON-resistance of both switches and the
capacitance of the flying capacitor define the time constant. The MOSFET switches in the discharge path of the
charge pump are always fully switched on to their minimum rDS(on). With the time-constant during charge phase
being larger than the time constant in discharge phase, the voltage on the flying capacitors stabilizes to the
lowest possible value necessary to get a stable VO.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
adaptive mode switching (continued)
The voltage on the flying capacitors is measured and compared with the supply voltage (VI). If the voltage across
the flying capacitors is smaller than half of the supply voltage, then the charge pump switches into the 1.5x
conversion-mode. The charge pump switches back from a 1.5x conversion-mode to a voltage doubler mode
if the load current in 1.5x conversion-mode can no longer be delivered.
With this control mode the device runs in doubler-mode at low VI and in 1.5x conversion-mode at high VI to
optimize the efficiency. The most desirable doubler mode is automatically selected depending on both VI and
IL. This means that at light loads the device selects the 1.5x conversion-mode already at smaller supply voltages
than at heavy loads.
The TPS6012x output voltage is regulated using the ACTIVE-CYCLE regulation. An active cycle controlled
charge pump utilizes two methods to control the output voltage. At high load currents it varies the on resistances
of the internal switches and keeps the ratio ON/OFF time (=frequency) constant. That means the charge pump
runs at a fixed frequency. It also keeps the output voltage ripple as low as in linear-mode. At light loads the
internal resistance and also the amount of energy transferred per pulse is fixed and the charge pump regulates
the voltage by means of a variable ratio of ON-to-OFF time. In this operating point, it runs like a skip mode
controlled charge pump with a very high internal resistance, which also enables a low ripple in this operation
mode. Since the charge pump does effectively switch at lower frequencies at light loads, it achieves a low
quiescent current.
pulse-skip mode
In pulse-skip mode the error amplifier disables switching of the power stages when it detects an output higher
than the nominal output voltage. The oscillator halts and the IC then skips switching cycles until the output
voltage drops below the nominal output voltage. Then the error amplifier reactivates the oscillator and starts
switching the power stages again. The pulse-skip regulation mode minimizes operating current because it does
not switch continuously and deactivates all functions except bandgap reference, error amplifier, and
low-battery/power-good comparator when the output is higher than the nominal output voltage. When switching
is disabled from the error amplifier, the load is also isolated from the input. In pulse-skip mode, a special current
control circuitry limits the peak current. This assures moderate output voltage ripple and also prevents the
device from drawing excessive current spikes out of the battery.
start-up procedure
During start-up, i.e., when ENABLE is set from logic low to logic high, the output capacitor is charged up with
a limited current until the output voltage (VO) reaches 0.8 × VI. When the start-up comparator detects this voltage
limit, the IC begins switching. This start-up charging of the output capacitor ensures a short start-up time and
eliminates the need of a Schottky diode between IN and OUT. The IC starts into a maximum load resistance
of VO(nom)/IO(max).
shutdown
Driving ENABLE low places the device in shutdown mode. This disables all switches, the oscillator, and control
logic. The device typically draws 0.05 µA (1 µA max) of supply current in this mode. Leakage current drawn from
the output is as low as 1 µA max. The device exits shutdown once ENABLE is set to a high level. The typical
no-load shutdown exit time is 10 µs. When the device is in shutdown, the load is isolated from the input.
undervoltage lockout and short-circuit current limit
The TPS6012x devices have an undervoltage lockout feature that deactivates the device and places it in
shutdown mode when the input voltage falls below the typical threshold voltage of 1.6 V. During a short-circuit
condition at the output, the current is limited to 115 mA.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
low-battery detector (TPS60120, TPS60122, TPS60124)
The internal low-battery comparator trips at 1.21 V ±5% when the voltage on LBI ramps down. The battery
voltage at which the comparator initiates a low battery warning at the LBO output can easily be programmed
with a resistive divider as shown in Figure 1. The sum of resistors R1 and R2 is recommended to be in the 100-kΩ
to 1-MΩ range.
LBO is an open drain output. An external pullup resistor to OUT, in the 100-kΩ to 1-MΩ range, is recommended.
During start-up, the LBO output signal is invalid for the first 500 µs. LBO is high impedance when the device
is disabled.
If the low-battery comparator function is not used, connect LBI to ground and leave LBO unconnected.
VO
IN
VBAT
R3
R1
LBO
LBI
_
V (TRIP)
+
VREF
ǒ Ǔ
+ 1.21 V 1 ) R1
R2
R2
+
–
Figure 1. Programming of the Low-Battery Comparator Trip Voltage
Formulas to calculate the resistive divider for low battery detection, with VLBI = 1.15 V – 1.27 V:
+ 1 MW VVLBI
Bat
R1 + 1 MW * R2
R2
Formulas to calculate the minimum and maximum battery voltage that triggers the low battery detector:
V
V
+ VLBI(min)
Bat(min)
+ VLBI(max)
Bat(max)
R1
(min)
R2
R1
) R2(max)
(max)
(max)
R2
) R2(min)
(min)
Table 1. Recommended Values for the Resistive Divider From the E96 Series (±1%),
VLBI = 1.15 V – 1.27 V
VBAT/V
1.8
R1/kΩ
R2/kΩ
357
732
1.700
VBAT (MIN)/V
–5.66%
VBAT(MAX)/V
5.67%
1.9
365
634
1.799
–5.32%
2.0
412
634
1.883
–5.86%
2.112
5.6%
2.1
432
590
1.975
–5.95%
2.219
5.67%
2.2
442
536
2.080
–5.45%
2.338
6.27%
1.902
2.016
6.11%
Using ±1% accurate resistors, the total accuracy of the trip voltage is about ±6%, considering the ±4% accuracy
the integrated voltage reference adds and considering that not every calculated resistor value is available.
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
low-battery detector (TPS60120, TPS60122, TPS60124) (continued)
A 100-nF bypass capacitor should be connected in parallel to R2 if large line transients are expected. These
voltage drops can inadvertently trigger the low-battery comparator and produce a wrong low-battery warning
signal at the LBO terminal.
power-good detector (TPS60121, TPS60123, TPS60125)
The PG terminal is an open-drain output that is pulled low when the output is out of regulation. When the output
voltage rises to about 90% of its nominal voltage, the power-good output is released. PG is high impedance
when the device is disabled. A pullup resistor must be connected between PG and OUT. The pullup resistor
should be in the 100-kΩ to 1-MΩ range. If the power-good function is not used, then PG should remain
unconnected.
TPS60121
Input
1.8 V to 3.6 V
CI
10 µF
IN
OUT
IN
OUT
NC
FB
Output
3.3 V, 200 mA
R1
1 MΩ
PG
C1
2.2 µF
Off/On
C1+
C2+
C1–
C2–
CO
22 µF
Power-Good Output
C2
2.2 µF
ENABLE
PGND GND
Figure 2. Typical Operating Circuit Using Power-Good Comparator
absolute maximum ratings (see Note 1)†
Input voltage range, VI (IN, OUT, ENABLE, FB, LBI, LBO/PG) . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 5.5 V
Differential input voltage, VID (C1+, C2+ to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to (VO + 0.3 V)
Differential input voltage, VID (C1–, C2– to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to (VI + 0.3 V)
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See dissipation rating table
Continuous output current TPS60120, TPS60121, TPS60124, TPS60125 . . . . . . . . . . . . . . . . . . . . . . 300 mA
Continuous output current TPS60122, TPS60123 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 mA
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Maximum junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: V(ENABLE), V(LBI), and V(LBO/PG) can exceed VI up to the maximum rated voltage without increasing the leakage current drawn by these
inputs.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
DISSIPATION RATING TABLE 1 FREE-AIR TEMPERATURE (see Figure 3)
PACKAGE
TA ≤ 25_C
POWER RATING
PWP
700 mW
DERATING FACTOR
ABOVE TA = 25_C
5.6 mW/_C
TA = 70_C
POWER RATING
TA = 85_C
POWER RATING
448 mW
364 mW
DISSIPATION RATING TABLE 2 FREE-AIR TEMPERATURE (see Figure 4)
PACKAGE
TC ≤ 62.5_C
POWER RATING
PWP
25 mW
DERATING FACTOR
ABOVE TC = 62.5_C
285.7 mW/_C
TC = 70_C
POWER RATING
TC = 85_C
POWER RATING
22.9 mW
18.5 mW
DISSIPATION DERATING CURVE†
vs
FREE-AIR TEMPERATURE
MAXIMUM CONTINUOUS DISSIPATION†
vs
CASE TEMPERATURE
1400
PD– Maximum Continuous Dissipation – W
30
PD– Dissipation Derating Curve – mW
1200
1000
800
PWP Package
RθJA = 178°C/W
600
400
200
0
25
125
50
75
100
TA – Free-Air Temperature – °C
150
25
20
PWP package
15
10
Measured with the exposed thermal pad
coupled to an infinite heat sink with a
thermally conductive compound (the thermal
conductivity of the compound is 0.815 W/m°C)
The RθJC is 3.5°C/W
5
0
25
Figure 3
125
50
75
100
TC – Case Temperature – °C
150
Figure 4
† Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C.
It is recommended not to exceed a junction temperature of 125°C.
recommended operating conditions
MIN
Input voltage, VI
1.8
Operating junction temperature, TJ
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
MAX
UNIT
3.6
V
125
°C
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
electrical characteristics at CI = 10 µF, C1F = C2F = 2.2 µF, CO = 22 µF, TC = –40°C to 85°C, VI = 2 V,
VFB = VO and V(ENABLE) = VI (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IO = 0
IO = IO(max)
VI(
I(min)
i )
Minimum start-up
start up voltage
V(UVLO)
Input undervoltage lockout threshold
IO(MAX)
Maximum continuous
out
ut current
output
V
2
TC = 25°C
UNIT
1.6
1.8
V
mA
TPS60122, TPS60123
100
mA
Output voltage
1.8 V < VI < 2 V,
0 < IO < IO(MAX)/2,
TC = 0°C to 70°C
3.17
3.43
2 V < VI < 3.3 V,
0 < IO < IO(MAX)
3.17
3.43
3.3 V < VI < 3.6 V,
0 < IO < IO(MAX)
3.17
3.47
1.8 V < VI < 2 V,
0 < IO < IO(MAX)/2,
TC = 0°C to 70°C
2 V < VI < 3.3 V,
0 < IO < IO(MAX)
3.3 V < VI < 3.6 V,
0 < IO < IO(MAX)
Ilkg(OUT)
IQ
Output leakage current
IQ(SDN)
fOSC(INT)
Shutdown supply current
VIL
VIH
Enable input voltage low
Ilkg(ENABLE)
Enable input leakage current
Quiescent current (no-load input current)
VI = 1.8 V
VI = 3.6 V
Enable input voltage high
V
2.88
3.12
2.88
3.12
2.88
3.3
VI = 2.4 V, V(ENABLE) = 0 V
VI = 2.4 V
VI = 2.4 V, V(ENABLE) = 0 V
VI = 2.4 V
Internal switching frequency
210
Output line regulation
V(LBITRIP)
Low battery trip voltage
TPS60120, TPS60122,
TPS60124
VI = 1.8 V to 2.2 V,
Hysteresis 0.8% for rising
LBI, TC = 0°C to 70°C
II(LBI)
LBI input current
TPS60120, TPS60122,
TPS60124
VO(LBO)
LBO output voltage low
(see Note 2)
TPS60120, TPS60122,
TPS60124
µA
90
µA
0.05
1
µA
450
kHz
320
0.7 x VI
0.1
0.003%
µA
/mA
0.3%
/V
115
mA
1.27
V
V(LBI) = 1.3 V
100
nA
V(LBI) = 0 V,
I(LBO,SINK) = 1 mA
0.4
V
0.1
µA
TPS60120, TPS60122,
TPS60124
V(LBI) = 1.3 V,
V(LBO) = 3.3 V
NOTE 2: During start-up the LBO and PG output signal is invalid for the first 500 µs.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1.15
V
V
0.01
VI < 2.4 V, VO = 0 V,
TC = 25°C
Short circuit current limit
1
55
0.3 x VI
V(ENABLE) = VGND or VI
VI = 2.4 V,
1 mA < IO < IO(MAX)
TC = 25°C
2 V < VI < 3.3 V,
IO = 100 mA,
TC = 25°C
Output load regulation
LBO leakage current
MAX
200
TPS60124,
TPS60124
TPS60125
Ilkg(LBO)
TYP
1.8
TPS60120, TPS60121,
TPS60124, TPS60125
TPS60120,
TPS60121
TPS60121,
TPS60122,
TPS60123
VO
MIN
1.21
0.01
9
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
electrical characteristics at CI = 10 µF, C1F = C2F = 2.2 µF, CO = 22 µF, TC = –40°C to 85°C, VI = 2 V,
VFB = VO and V(ENABLE) = VI (unless otherwise noted) (continued)
PARAMETER
TEST CONDITIONS
V(PGTRIP)
Power-good trip voltage
TPS60121, TPS60123,
TPS60125
Vhys(PG)
Power-good trip voltage
hysteresis
TPS60121, TPS60123,
TPS60125
VO ramping negative,
TCA = 0°C to 70°C
VO(PG)
Power-good output
voltage low (see Note 2)
TPS60121, TPS60123,
TPS60125
VO = 0 V, I(PG,SINK) = 1 mA
Ilkg(PG)
Power-good leakage
current
TPS60121, TPS60123,
TPS60125
VO = 3.3 V, V(PG) = 3.3 V
TC = 0°C to 70°C
MIN
TYP
MAX
UNIT
0.86 ×
VO
0.90 ×
VO
0.94 ×
VO
V
0.4
V
0.1
µA
0.8%
0.01
NOTE 2: During start-up the LBO and PG output signal is invalid for the first 500 µs.
PARAMETER MEASUREMENT INFORMATION
TPS6012x
Ci
10 µF
R1
IN
OUT
IN
OUT
LBI
R2
C1
2.2 µF
Off/On
FB
R3
Co
2 x 10 µF
Used capacitor types:
Ci: Ceramic, X7R
Co: Ceramic, X7R
C1, C2: Ceramic, X7R
LBO
C1+
C2+
C1–
C2–
C2
2.2 µF
ENABLE
PGND GND
Figure 5. Circuit Used For Typical Characteristics Measurements
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
6, 7, 8
η
Efficiency
I
Supply Current
vs Input Voltage
VO
VO
Output Voltage
vs Output Current (TPS60120, TPS60122, and TPS60124)
13, 14, 15
Output Voltage
vs Input Voltage (TPS60120, TPS60122, and TPS60124)
16, 17, 18
VO
VPP
Output Voltage Ripple
vs Time
19, 20, 21
Output Voltage Ripple Amplitude
vs Input Voltage
22
f(OSC)
Oscillator Frequency
vs Input Voltage
23
VO
10
vs Output Current (TPS60120, TPS60122, and TPS60124)
vs Input Voltage (TPS60120, TPS60122, and TPS60124)
9, 10, 11
12
Load Transient Response
24
Line Transient Response
25
Output Voltage
vs Time (Start-Up Timing)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
26
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
TPS60120
TPS60122
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
OUTPUT CURRENT
100
100
90
90
80
80
70
VI = 2.4 V
60
Efficiency – %
Efficiency – %
70
50
VI = 2.0 V
40
30
VI = 2.4 V
60
50
VI = 2.0 V
40
VI = 2.7 V
30
VI = 2.7 V
20
20
10
10
0
0.1
10
1
10
100
0
0.1
10
1000
1
IO – Output Current – mA
10
Figure 6
TPS60124
TPS60120
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100
80
90
IO = 66 mA
VO = 3.3 V
TC = 25°C
80
70
70
60
VI = 2.4 V
Efficiency – %
Efficiency – %
1000
Figure 7
90
VI = 2.0 V
50
40
VI = 2.7 V
30
IO = 116 mA
60
IO = 164 mA
IO = 216 mA
50
40
30
20
20
10
10
0
0.1
100
IO – Output Current – mA
0
1
10
100
1000
1.8
2
IO – Output Current – mA
2.2
2.4 2.6 2.8
3
VI – Input Voltage – V
3.2
3.4
3.6
Figure 9
Figure 8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
TPS60122
TPS60124
EFFICIENCY
vs
INPUT VOLTAGE
EFFICIENCY
vs
INPUT VOLTAGE
100
100
IO = 66 mA
IO = 50 mA
VO = 3.3 V
TC = 25°C
90
90
80
80
70
Efficiency – %
Efficiency – %
70
IO = 116 mA
60
50
40
60
40
30
30
20
20
10
10
0
1.8
2
2.2
2.4 2.6 2.8
3
VI – Input Voltage – V
3.2
3.4
0
1.8
3.6
IO = 100 mA
50
IO = 200 mA
IO = 150 mA
VO = 3.0 V
TC = 25°C
2
2.2
2.4
2.6
2.8
3
3.2
3.4
3.6
VI – Input Voltage – V
Figure 10
Figure 11
SUPPLY CURRENT
vs
INPUT VOLTAGE
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
TPS60120
60
3.40
IO = 0 mA
3.39
3.38
VO – Output Voltage – V
Supply Current – µ A
50
40
30
20
3.37
3.36
3.35
3.34
3.33
VI = 2.7 V
3.32
10
VI = 1.8 V
3.31
0
1.6
2.0
2.4
2.8
3.2
3.6
3.30
10
0.1
VI – Input Voltage – V
1
10
Figure 13
POST OFFICE BOX 655303
100
IO – Output Current – mA
Figure 12
12
VI = 3.6 V
VI = 2.4 V
• DALLAS, TEXAS 75265
1000
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TPS60122
TPS60124
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
3.40
3.10
3.39
3.08
3.38
3.06
3.37
VO – Output Voltage – V
VO – Output Voltage – V
TYPICAL CHARACTERISTICS
VI = 3.6 V
VI = 2.7 V
3.36
3.35
3.34
3.33
3.04
VI = 2.4 V
3.02
VI = 3.6 V
3.00
2.98
2.96
VI = 2.7 V
3.32
VI = 2.4 V
VI = 1.8 V
3.31
2.94
VI = 1.8 V
2.92
3.30
0.1
10
1
10
2.9
10
0.1
100
1
IO – Output Current – mA
10
100
1000
IO – Output Current – mA
Figure 14
Figure 15
TPS60120
TPS60122
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
3.40
3.40
50 mA
3.35
3.30
1 mA
VO – Output Voltage – V
VO – Output Voltage – V
3.38
100 mA
3.25
200 mA
3.20
3.15
1 mA
100 mA
3.36
3.34
50 mA
3.32
3.10
3.05
1.8
2.0
2.2
2.4
2.6
2.8
3.0
3.2
3.4
3.6
3.30
1.8
2.0
VI – Input Voltage – V
2.2
2.4
2.6
2.8
3.0
3.2
3.4
3.6
VI – Input Voltage – V
Figure 16
Figure 17
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
TPS60124
OUTPUT VOLTAGE RIPPLE
vs
TIME
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
3.40
3.10
VI = 2.4 V
IO = 1 mA
VO – Output Voltage Ripple – V
3.08
VO – Output Voltage – V
3.06
3.04
100 mA
3.02
50 mA
3.00
2.98
2.96
2.94
200 mA
3.38
3.36
3.34
3.32
1 mA
2.92
2.9
1.8
3.3
2.0
2.2
2.4
2.6
2.8
3.0
3.2
3.4
0
3.6
400
800
Figure 18
2000
OUTPUT VOLTAGE RIPPLE
vs
TIME
3.40
3.40
VI = 2.4 V
IO = 10 mA
VO – Output Voltage Ripple – V
VO – Output Voltage Ripple – V
1600
Figure 19
OUTPUT VOLTAGE RIPPLE
vs
TIME
3.38
3.36
3.34
3.32
VI = 2.4 V
IO = 100 mA
3.38
3.36
3.34
3.32
3.3
3.3
0
20
40
60
80 100 120 140 160 180 200
0
2
t – TIME – µs
4
6
8
10
12
t – TIME – µs
Figure 20
14
1200
t – TIME – µs
VI – Input Voltage – V
Figure 21
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
14
16
18
20
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
OUTPUT VOLTAGE RIPPLE AMPLITUDE
vs
INPUT VOLTAGE
OSCILLATOR FREQUENCY
vs
INPUT VOLTAGE
320
90
T = 85 °C
IO = 100 mA
80
315
70
f – Frequency – kHz
VO – Output Voltage Ripple – V pp – mV
100
60
50
40
30
IO = 10 mA
310
T = –40°C
305
T = 25°C
20
300
10
IO = 1 mA
0
1.8 2.0 2.2
2.4
2.6
2.8
3.0
3.2
3.4
295
1.8
3.6
2.0
2.2
2.4
VI – Input Voltage – V
3.0
3.2
3.4
3.6
9
10
Figure 23
TPS60120
LOAD TRANSIENT RESPONSE
TPS60120
LINE TRANSIENT RESPONSE
VO – Output Voltage – V
VO – Output Voltage – V
2.8
VI – Input Voltage – V
Figure 22
VI = 2.4 V
3.40
3.38
3.36
IO = 50 mA
3.36
3.35
3.34
3.33
V I – Input Voltage – V
3.34
I O – Output Current – mA
2.6
200
0
0
2
4
6
8
10 12
t – Time – ms
14
16
18
20
2.7
2.2
0
1
Figure 24
2
3
4
5
6
t – Time – ms
7
8
Figure 25
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
TPS60120
OUTPUT VOLTAGE
vs
TIME
(START-UP TIMING)
VO – Output Voltage and Enable Signal – V
3.5
3.0
2.5
VI = 2.4 V
RLOAD = 16.5 Ω
ENABLE – V
2.0
1.5
1.0
0.5
VO – V
0.0
–0.5
–0.2 –0.1 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
t – Time (Start-Up Timing – ms
Figure 26
APPLICATION INFORMATION
capacitor selection
The TPS6012x charge pumps require only four external capacitors as shown in the basic application circuit.
Their values and types are closely linked to the output current and output noise/ripple requirements. For lowest
noise and ripple, low ESR (< 0.1 Ω) capacitors should be used for input and output capacitors.
The input capacitor improves system efficiency by reducing the input impedance. It also stabilizes the input
current of the power source. The input capacitor should be chosen according to the power supply used and the
distance from the power source to the converter IC. The input capacitor also has an impact on the output ripple
requirements. The lower the ESR of the input capacitor Ci, the lower is the output ripple. Ci is recommended
to be about two to four times as large as C(xF).
The output capacitor (CO) can be selected from 5-times to 50-times larger than C(xF), depending on the ripple
tolerance. The larger CO and the lower its ESR, the lower will be the output voltage ripple. Ci and CO can be
either ceramic or low-ESR tantalum; aluminum capacitors are not recommended.
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
capacitor selection (continued)
Generally, the flying capacitors C(xF) will be the smallest. Only ceramic capacitors are recommended because
they are low ESR and because they retain their capacitance at the switching frequency. Because the device
regulates the output voltage with the pulse-skip technique, a larger flying capacitor will lead to a higher output
voltage ripple if the size of the output capacitor is not increased. Be aware that, depending on the material used
to manufacture them, ceramic capacitors might lose their capacitance over temperature and voltage. Ceramic
capacitors of type X7R or X5R material will keep their capacitance over temperature and voltage, whereas Z5U
or Y5V-type capacitors will decrease in capacitance. Table 2 lists recommended capacitor values.
Table 2. Recommended Capacitor Values
PART
TPS60120
TPS60121
TPS60124
TPS60125
TPS60122
TPS60123
VI
(V)
IO
(mA)
150
24
2.4
200
24
2.4
Ci
(µF)
TANTALUM
4.7
10
C(xF)
(µF)
CERAMIC
(X7R)
CERAMIC
(X7R)
47
4.7
22
2.2
4.7
10
50
2.2
100
4.7
22
2.2
1
Co
(µF)
VPPTYP
(mV)
TANTALUM
CERAMIC
(X7R)
22
4.7
65
22
40
4.7
80
22
35
22
10
70
80
The TPS6012x devices are charge pumps that regulate the output voltage using the pulse-skip operating mode.
The output voltage ripple is therefore dependent on the values and the ESR of the input, output and flying
capacitors. The only possibility to reduce the output voltage ripple is to choose the appropriate capacitors. The
lowest output voltage ripple can be achieved with ceramic capacitors due to their low ESR and their frequency
characteristic.
Ceramic capacitors typically have an ESR that is more than 10 times lower than tantalum capacitors and they
retain their capacitance at frequencies more than 10 times higher than tantalum capacitors. Many different
tantalum capacitors act as an inductance for frequencies higher than 200 kHz. This behavior increases the
output voltage ripple. Therefore, the best choice for a minimized ripple is the ceramic capacitor. For applications
that do not need higher performance in output voltage ripple, tantalum capacitors with a low ESR are a possibility
for input and output capacitor, but a ceramic capacitor should be connected in parallel. Be aware that the ESR
of tantalum capacitors is indirectly proportional to the physical size of the capacitor.
Table 2 is a good starting point for choosing the capacitors. If the output voltage ripple is too high for the
application, it can be improved by selecting the appropriate capacitors. The first step is to increase the
capacitance at the output. If the ripple is still too high, the second step would be to increase the capacitance
at the input.
For the TPS60120, TPS60121, TPS60124, and TPS60125, the smallest board space can be achieved using
Sprague’s 595D-series tantalum capacitors for input and output. However, with the trend towards high
capacitance ceramic capacitors in smaller size packages, these types of capacitors may become more
competitive in size. The smallest size for the TPS60122 and TPS60123 can be achieved using the
recommended ceramic capacitors.
Tables 3 and 4 lists the manufacturers of recommended capacitors. In most applications surface-mount
tantalum capacitors will be the right choice. However, ceramic capacitors provide the lowest output voltage
ripple due to their typically lower ESR.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
capacitor selection (continued)
Table 3. Recommended Capacitors
MANUFACTURER
PART NUMBER
CAPACITANCE
CASE SIZE
TYPE
Taiyo Yuden
LMK212BJ105KG–T
1 µF
0805
Ceramic
LMK212BJ225MG–T
2.2 µF
0805
Ceramic
LMK316BJ475KL–T
4.7 µF
1206
Ceramic
LMK325BJ106MN–T
10 µF
1210
Ceramic
LMK432BJ226MM–T
22 µF
1812
Ceramic
0805ZC105KAT2A
1 µF
0805
Ceramic
1206ZC225KAT2A
2.2 µF
1206
Ceramic
TPSC475035R0600
4.7 µF
Case C
Tantalum
TPSC106025R0500
10 µF
Case C
Tantalum
TPSC226016R0375
22 µF
Case C
Tantalum
AVX
Sprague
Kemet
595D106X0016B2T
10 µF
Case B
Tantalum
595D226X06R3B2T
22 µF
Case B
Tantalum
595D226X0020C2T
22 µF
Case B
Tantalum
T494C156K010AS
10 µF
Case C
Tantalum
T494C226M010AS
22 µF
Case C
Tantalum
NOTE: Case code compatibility with EIA 535BAAC and CECC30801 molded chips.
Table 4. Recommended Capacitor Manufacturers
MANUFACTURER
CAPACITOR TYPE
INTERNET SITE
Taiyo Yuden
X7R/X5R ceramic
http://www.t–yuden.com/
AVX
X7R/X5R ceramic
TPS-series tantalum
http://www.avxcorp.com/
Sprague
595D-series tantalum
593D-series tantalum
http://www.vishay.com/
Kemet
T494-series tantalum
http://www.kemet.com/
power dissipation
The power dissipated in the TPS6012x depends on output current and mode of operation (1.5x or doubler
voltage conversion mode). It is described by the following:
1
PDISS = ǒh –1Ǔ VO × IO (Efficiency η mainly depends on VI and also on IO. See efficiency graphs.)
PDISS must be less than that allowed by the package rating. See the absolute maximum ratings for 20-pin PWP
package power-dissipation limits and deratings.
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
board layout
Careful board layout is necessary due to the high transient currents and switching frequency of the converter.
All capacitors should be soldered in close proximity to the IC. Connect ground and power ground pins through
a short, low-impedance trace. A PCB layout proposal for a two-layer board is given in Figure 27. The bottom
layer of the board carries only ground potential for best performance.
An evaluation module for the TPS60120 is available and can be ordered under product code
TPS60120EVM–142. The EVM uses the layout shown in Figure 27. The layout also provides improved thermal
performance as the exposed leadframe of the PowerPAD package can be soldered to the PCB.
Figure 27. Recommended PCB Layout for
TPS6012X
Figure 28. Component Placement
Table 5. Component Identification
IC1
TPS6012x
C1, C2
Flying capacitors
C3, C6
Input capacitors
C4, C5
Output capacitors
C7
Stabilization capacitor for LBI
R1, R2
Resistive divider for LBI
R3
Pullup resistor for LBO
The best performance of the converter is achieved with the additional bypass capacitors C5 and C6 at input and
output. Capacitor C7 should be included if the large line transients are expected. The capacitors are not
required. They can be omitted in most applications.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
application proposals
paralleling of two TPS6012x to deliver 400-mA total output current
Two TPS6012x devices can be connected in parallel to yield higher load currents. The circuit of Figure 29 can
deliver up to 400 mA at an output voltage of 3.3 V. The devices can share the output capacitors, but each one
requires its own transfer capacitors and input capacitor. If both a TPS60120 and a TPS60121 are used, it is
possible to monitor the battery voltage with the TPS60120 using the low-battery comparator function and to
supervise the output voltage with the TPS60121 using the power-good comparator. Make the layout of the
charge pumps as similar as possible, and position the output capacitor the same distance from both devices.
Input
1.8 V to 3.6 V
TPS60120
IN
Ci
10 µF
R1
357 kΩ
IN
LBI
R2
732 kΩ
Off/On
OUT
LBO
C1+
C1
2.2 µF
OUT
FB
C1–
R3
1 MΩ
Ci
10 µF
IN
OUT
IN
OUT
NC
Low Battery
Warning
C2+
C2–
C2
2.2 µF
FB
C1
2.2 µF
ENABLE
PGND GND
POST OFFICE BOX 655303
R4
1 MΩ
C1+
C2+
C1–
C2–
ENABLE
PGND GND
• DALLAS, TEXAS 75265
CO
47 µF
Power-Good
Signal
PG
Figure 29. Paralleling of Two TPS6012x Charge Pumps
20
Output
3.3 V, 400 mA
TPS60121
C2
2.2 µF
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
TPS6012x operated with ultralow quiescent current
Because the output of the TPS6012x is isolated from the input when the devices are disabled, and because the
internal resistive divider is disconnected in shutdown, an ultralow quiescent current mode can be implemented.
In this mode, the output voltage is sustained because the converter is periodically enabled to refresh the output
capacitor. The necessary external control signal that is applied to the ENABLE pin is generated from a
microcontroller like the ultralow power microcontroller MSP430. For a necessary supply current for the system
of 1 mA and a minimum supply voltage of 3 V with a 22-µF output capacitor, the refresh has to be done after
a maximum of 3.5 ms. Longer refresh periods can be achieved with a larger output capacitor.
Input
1.8 V to 3.6 V
Ci
10 µF
Output
3.3 V, 100 mA
TPS60122
R1
IN
OUT
IN
OUT
LBI
R2
C2
22 µF
FB
R3
1 MΩ
LBO
C1
2.2 µF
C1+
C2+
C1–
C2–
C3
1 µF
I
R4
1 MΩ
O
C2
2.2 µF
MCU
e.g.
MSP430
ENABLE
PGND GND
ON
OFF
Figure 30. TPS60122 in UltraLow Quiescent Current Mode
regulated discharge of the output capacitors after disabling of the TPS6012x
During shutdown of the charge pump TPS6012x, the output is isolated from the input. Therefore, the discharging
of the output capacitor depends on the load and on the leakage current of the capacitor. In certain applications
it is necessary to completely remove the supply voltage from the load in shutdown mode. That means the output
capacitor of the charge pump has to be actively discharged when the charge pump is disabled. Figure 31 shows
one solution to this problem.
IN
IN
OUT
OUT
TPS601xx
ENABLE
+
CO
ENABLE
GND
VCC
SN74AHC1G04
A
BSS138
Y
GND
GND
Figure 31. Block Diagram of the Regulated Discharge of the Output Capacitor
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
21
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
APPLICATION INFORMATION
related information
application reports
For more application information see:
D
D
D
PowerPAD Application Report, Literature Number SLMA002
TPS6010x/TPS6011x Charge Pump Application Report, Literature Number SLVA070
Designer Note Page: Powering the TMS320C5420 Using the TPS60100, TPS76918, and the TPS3305-18,
Literature Number SLVA082.
device family products
Other devices in this family are:
PART NUMBER
DATASHEET
LITERATURE
CODE
TPS60100
SLVS213B
Regulated 3.3-V, 200-mA low-noise charge pump dc-dc converter
TPS60101
SLVS214A
Regulated 3.3-V, 100-mA low-noise charge pump dc-dc converter
TPS60110
SLVS215A
Regulated 5-V, 300-mA low-noise charge pump dc-dc converter
Regulated 5-V, 150-mA low-noise charge pump dc-dc converter
22
DESCRIPTION
TPS60111
SLVS216A
TPS60130
SLVS258
Regulated 5-V, 300-mA high efficiency charge pump dc-dc converter with low-battery comparator
TPS60131
SLVS258
Regulated 5-V, 300-mA high efficiency charge pump dc-dc converter with power-good comparator
TPS60132
SLVS258
Regulated 5-V, 150-mA high efficiency charge pump dc-dc converter with low-battery comparator
TPS60133
SLVS258
Regulated 5-V, 150-mA high efficiency charge pump dc-dc converter with power-good comparator
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS60120, TPS60121, TPS60122, TPS60123, TPS60124, TPS60125
REGULATED 200-mA HIGH EFFICIENCY CHARGE PUMP
DC/DC CONVERTERS
SLVS257B – NOVEMBER 1999 – REVISED AUGUST 2000
MECHANICAL DATA
PWP (R-PDSO-G**)
PowerPAD PLASTIC SMALL-OUTLINE
20 PINS SHOWN
0,30
0,19
0,65
20
0,10 M
11
Thermal Pad
(See Note D)
4,50
4,30
0,15 NOM
6,60
6,20
Gage Plane
1
10
0,25
A
0°– 8°
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
14
16
20
24
28
A MAX
5,10
5,10
6,60
7,90
9,80
A MIN
4,90
4,90
6,40
7,70
9,60
DIM
4073225/F 10/98
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusions.
The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153
PowerPAD is a trademark of Texas Instruments Incorporated.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
23
THERMAL PAD MECHANICAL DATA
PowerPAD™ PLASTIC SMALL-OUTLINE
PWP (R-PDSO-G20)
www.ti.com
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated