HT48RA0 8-Bit Microcontroller Features · · · · · · · · · · Operating voltage: 2.9V~5.2V Ten bidirectional I/O lines Six schmitt trigger input lines One carrier output (1/2 or 1/3 duty) On-chip crystal and RC oscillator Watchdog timer 1K´14 program EPROM 32´8 data RAM Low voltage reset function Halt function and wake-up feature reduce power consumption · · · · · · · 62 powerful instructions Up to 1ms instruction cycle with 4MHz system clock All instructions in 1 or 2 machine cycles 14-bit table read instructions One-level subroutine nesting Bit manipulation instructions 20-pin DIP-A/SOP-A package 24-pin SOP-A package General Description such as remote controllers, fan/light controllers, washing machine controllers, scales, toys and various subsystem controllers. A halt feature is included to reduce power consumption. The HT48RA0 is an 8-bit high performance RISC-like microcontroller specifically designed for multiple I/O product applications. The device is particularly suitable for use in products 1 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Block Diagram S T A C K P ro g ra m E P R O M P ro g ra m C o u n te r S Y S C L K /4 In s tr u c tio n R e g is te r M M P U X D A T A M e m o ry F r e q u e n c y D iv id e r C a r r ie r C o n tr o l W D T P C 0 C o n tro l A L U P O R T B S T A T U S P B S h ifte r T im in g G e n e ra to r P A O S R E V D V S P C 0 /R E M M U X In s tr u c tio n D e c o d e r O S C 2 L e v e l o r C a r r ie r S C 1 S P B 0 ~ P B 1 P B 2 ~ P B 7 P O R T A P A 0 ~ P A 7 A C C D 2 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Pin Assignment P A 1 1 2 4 P A 2 P A 0 2 2 3 P A 3 P A 1 1 2 0 P A 2 P A 1 1 2 0 P A 2 P B 1 3 2 2 P A 4 P A 0 2 1 9 P A 3 P A 0 2 1 9 P A 3 P B 0 4 2 1 P A 5 P B 1 3 1 8 P A 4 P B 1 3 1 8 P A 4 P C 0 /R E M 5 2 0 P A 6 P B 0 4 1 7 P A 5 P B 0 4 1 7 P A 5 V D D 6 1 9 P A 7 P C 0 /R E M 5 1 6 P A 6 P C 0 /R E M 5 1 6 P A 6 O S C 2 7 1 8 P B 2 V D D 6 1 5 P A 7 V D D 6 1 5 P A 7 O S C 1 8 1 7 P B 3 O S C 2 7 1 4 P B 2 O S C 2 7 1 4 P B 2 V S S 9 1 6 P B 4 O S C 1 8 1 3 P B 3 O S C 1 8 1 3 P B 3 R E S 1 0 1 5 P B 5 V S S 9 1 2 P B 4 V S S 9 1 2 P B 4 N C 1 1 1 4 P B 6 R E S 1 0 1 1 P B 5 R E S 1 0 1 1 P B 5 N C 1 2 1 3 P B 7 H T 4 8 R A 0 2 0 S O P -A H T 4 8 R A 0 2 0 D IP -A H T 4 8 R A 0 2 4 S O P -A Pad Assignment P A 2 P A 3 P A 4 P A 1 2 0 2 1 9 1 8 1 7 1 6 P A 5 1 5 P A 6 1 4 P A 7 (0 ,0 ) 3 4 7 8 9 1 0 R E S P B 7 P B 6 P B 5 5 6 V S S O S C 1 2 1 1 V D D O S C 2 P A 0 P C 0 /R E M P B 1 P B 0 2 2 1 3 P B 2 1 2 P B 3 1 1 P B 4 * The IC substrate should be connected to VSS in the PCB layout artwork. 3 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Pad Description I/O Code Option Function PB0, PB1 I/O Wake-up or none 2-bit bidirectional input/output lines with pull-high resistors. Each bit can be determined as NMOS output or schmitt trigger input by software instructions. Each bit can also be configured as wake-up input by code option. PC0/REM O Level or carrier Level or carrier output pin PC0 can be set as CMOS output pin or carrier output pin by code option. VDD ¾ ¾ OSC2 OSC1 I O Crystal or RC VSS ¾ ¾ RES I ¾ PB2~PB7 I Wake-up or none 6-bit schmitt trigger input lines with pull-high resistors. Each bit can be configured as a wake-up input by code option. PA0~PA7 I/O ¾ Bidirectional 8-bit input/output port with pull-high resistors. Each bit can be determined as NMOS output or schmitt trigger input by software instructions. Pad Name Positive power supply OSC1, OSC2 are connected to an RC network or a crystal (determined by code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output). Negative power supply, GND Schmitt trigger reset input. Active low. Absolute Maximum Ratings Supply Voltage..............................-0.3V to 5.5V Storage Temperature.................-50°C to 125°C Input Voltage .................VSS-0.3V to VDD+0.3V Operating Temperature ..............-25°C to 70°C Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. 4 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 D.C. Characteristics Symbol Ta=25°C Test Conditions Parameter VDD Conditions Min. Typ. Max. Unit VDD Operating Voltage ¾ fSYS=2MHz VLVR ¾ 5.2 V VDD Operating Voltage ¾ fSYS=4MHz 3 ¾ 5.2 V IDD Operating Current 3V No load, fSYS=4MHz ¾ 0.7 1.5 mA ISTB Standby Current 3V No load, system halt ¾ ¾ 1 mA VIL1 Input Low Voltage for I/O Ports 3V ¾ 0 ¾ 1.05 V VIH1 Input High Voltage for I/O Ports 3V ¾ 1.95 ¾ 3 V VIL2 Input Low Voltage (RES) 3V ¾ ¾ 1.5 ¾ V VIH2 Input High Voltage (RES) 3V ¾ ¾ 2.4 ¾ V IOL I/O Ports Sink Current 3V VOL=0.3V 1.5 2.5 ¾ mA IOH I/O Ports Source Current 3V VOH=2.7V -1 -1.5 ¾ mA RPH1 Pull-high Resistance of PA Port, PB0~PB1 and RES 3V ¾ ¾ 60 ¾ kW RPH2 Pull-high Resistance of PB2~PB7 3V ¾ ¾ 60 ¾ kW VLVR Low Voltage Reset 3V ¾ 2.3 2.6 2.9 V A.C. Characteristics Symbol Parameter Ta=25°C Test Conditions VDD Conditions Min. Typ. Max. Unit fSYS System Clock 3V ¾ 400 ¾ 4000 kHz tRES External Reset Low Pulse Width ¾ ¾ 1 ¾ ¾ ms tSST System Start-up timer Period ¾ Power-up or wake-up from halt ¾ 1024 ¾ tSYS Note: tSYS=1/fSYS 5 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Functional Description loading the address corresponding to each instruction. Execution flow The HT48RA0 system clock can be derived from a crystal/ceramic resonator oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction. Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction. The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required. Program counter - PC Program memory - EPROM The 10-bit program counter (PC) controls the sequence in which the instructions stored in program EPROM are executed and its contents specify a maximum of 1024 addresses. The program memory is used to store the program instructions which are to be executed. It also contains data and table and is organized into 1024´14 bits, addressed by the program counter and table pointer. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. Certain locations in the program memory are reserved for special usage: · Location 000H This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset or return from subroutine, the PC manipulates the program transfer by T 1 S y s te m T 2 T 3 T 4 T 1 T 2 T 3 T 4 T 1 T 2 T 3 T 4 C lo c k In s tr u c tio n C y c le P C P C F e tc h IN S T (P C ) E x e c u te IN S T (P C -1 ) P C + 1 F e tc h IN S T (P C + 1 ) E x e c u te IN S T (P C ) P C + 2 F e tc h IN S T (P C + 2 ) E x e c u te IN S T (P C + 1 ) Execution flow 6 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 · Table location 0 0 0 H Any location in the EPROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as ²0². The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), where P indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements. n 0 0 H n F F H L o o k - u p ta b le ( 2 5 6 w o r d s ) 3 F F H 1 4 b its N o te : n ra n g e s fro m 0 to 3 Program memory pointer (SP) and is neither readable nor writeable. At a subroutine call the contents of the program counter are pushed onto the stack. At the end of a subroutine signaled by a return instruction (RET), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. This is a special part of the memory used to save the contents of the program counter (PC) only. The stack is organized into one level and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack Initial reset P ro g ra m E R O M L o o k - u p ta b le ( 2 5 6 w o r d s ) Stack register - STACK Mode D e v ic e in itia liz a tio n p r o g r a m If the stack is full and a ²CALL² is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent return address is stored). Program Counter *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 0 0 0 0 0 0 0 0 0 0 Skip PC+2 Loading PCL *9 *8 @7 @6 @5 @4 @3 @2 @1 @0 Jump, call branch #9 #8 #7 #6 #5 #4 #3 #2 #1 #0 Return from subroutine S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 Program counter Note: *9~*0: Program counter bits S9~S0: Stack register bits #9~#0: Instruction code bits @7~@0: PCL bits 7 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Data memory - RAM In d ir e c t A d d r e s s in g R e g is te r 0 0 H M P 0 1 H The data memory is designed with 42´8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (32´8). Most of them are read/write, but some are read only. 0 2 H 0 3 H 0 4 H A C C 0 5 H P C L 0 6 H The special function registers include the indirect addressing register (00H), the memory pointer register (MP;01H), the accumulator (ACC;05H) the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH) and the I/O registers (PA;12H, PB;14H, PC;16H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 20H to 3FH, is used for data and control information under instruction command. T B L P 0 7 H 0 8 H 0 9 H T B L H 0 A H S T A T U S S p e c ia l P u r p o s e D A T A M E M O R Y 0 B H 0 C H 0 D H 0 E H 0 F H 1 0 H 1 1 H P A 1 2 H 1 3 H P B 1 4 H 1 5 H P C 1 6 H 1 7 H All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through memory pointer register (MP;01H). 1 8 H 1 9 H : U n u s e d 1 A H R e a d a s "0 0 " 1 B H 1 C H 1 D 1 E 1 F 2 0 H H H H G e n e ra l P u rp o s e D A T A M E M O R Y (3 2 B y te s ) Indirect addressing register Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading locaInstruction(s) 3 F H RAM mapping Table Location *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 TABRDC [m] P9 P8 @7 @6 @5 @4 @3 @2 @1 @0 TABRDL [m] 1 1 @7 @6 @5 @4 @3 @2 @1 @0 Table location Note: *9~*0: Table location bits @7~@0: Table pointer bits P9~P8: Current program counter bits 8 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 tion 00H itself indirectly will return the result 00H. Writing indirectly results in no operation. · Increment and Decrement (INC, DEC) · Branch decision (SZ, SNZ, SIZ, SDZ ....) The memory pointer register MP (01H) is a 6-bit register. The bit 7~6 of MP is undefined and reading will return the result ²1². Any writing operation to MP will only transfer the lower 6-bit data to MP. The ALU not only saves the results of a data operation but also changes the contents of the status register. Status register - STATUS This 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence. Accumulator The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. Data movement between two data memory locations has to pass through the accumulator. With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other register. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the Watchdog Timer overflow, chip power-up, clearing the Watchdog Timer and executing the HALT instruction. Arithmetic and logic unit - ALU This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions. · Arithmetic operations (ADD, ADC, SUB, SBC, DAA) · Logic operations (AND, OR, XOR, CPL) · Rotation (RL, RR, RLC, RRC) Labels Bits Function C 0 C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction. AC 1 AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared. Z 2 Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared. OV 3 OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared. PD 4 PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction. TO 5 TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out. ¾ 6 Undefined, read as ²0² ¾ 7 Undefined, read as ²0² Status register 9 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired. The Z, OV, AC and C flags generally reflect the status of the latest operations. In addition, on executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly. If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator. No other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required. Oscillator configuration There are two oscillator circuits in the HT48RA0. O S C 1 O S C 1 O S C 2 C r y s ta l O s c illa to r fS Y S /4 (N M O S o p e n d r a in o u tp u t) O S C 2 R C Watchdog timer - WDT O s c illa to r The clock source of the WDT is implemented by instruction clock (system clock divided by 4). The clock source is processed by a frequency divider and a prescaller to yield various time out periods. Clock Source WDT time out period = 2n System oscillator Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by code options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power. Where n= 8~11 selected by code option. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no opera- If an RC oscillator is used, an external resistor between OSC1 and VSS in needed and the resistance must range from 51kW to 1MW. The system clock, divided by 4, is available on C le a r W D T F r e q u e n c y D iv id e r C lo c k S o u r c e ( S y s te m C lo c k /4 ) 3 - b it C o u n te r P r e s c a lle r ( 8 - b it) C o d e O p tio n S e le c t C o d e O p tio n W D T T im e - o u t C lo c k S o u r c e 2 n (n = 8 ~ 1 1 ) Watchdog timer 10 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 tion and the WDT will lose its protection purpose. In this situation the logic can only be restarted by an external logic. curs, and causes a wake-up that only resets the PC (Program Counter) and SP, the others keep their original status. A WDT overflow under normal operation will initialize ²chip reset² and set the status bit ²TO². To clear the contents of the WDT prescaler, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. There are two types of software instructions. One type is the single instruction ²CLR WDT², the other type comprises two instructions, ²CLR WDT1² and ²CLR WDT2². Of these two types of instructions, only one can be active depending on the code option - ²CLR WDT times selection option². If the ²CLR WDT² is selected (i.e.. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case ²CLR WDT1² and ²CLR WDT2² are chosen (i.e.. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip due to a time-out. The port B wake-up can be considered as a continuation of normal execution. Each bit in port B can be independently selected to wake up the device by the code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. Once a wake-up event(s) occurs, it takes 1024 tSYS (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up. To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status. Reset There are three ways in which a reset can occur: · RES reset during normal operation · RES reset during HALT · WDT time-out reset during normal Power down operation - HALT operation The HALT mode is initialized by the HALT instruction and results in the following... Some registers remain unchanged during reset conditions. Most registers are reset to the ²initial condition² when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different ²chip resets². · The system oscillator turns off and the WDT stops. · The contents of the on-chip RAM and regis- ters remain unchanged. · WDT prescaler are cleared. · All I/O ports maintain their original status. TO PD · The PD flag is set and the TO flag is cleared. 0 0 RES reset during power-up The system can quit the HALT mode by means of an external reset or an external falling edge signal on port B. An external reset causes a device initialization. Examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when the system powers up or execute the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out oc- u u RES reset during normal operation 0 1 RES wake-up HALT 1 u WDT time-out during normal operation Note: ²u² means ²unchanged². 11 Powered by ICminer.com Electronic-Library Service CopyRight 2003 RESET Conditions October 27, 1999 HT48RA0 When a system power up occurs, an SST delay is added during the reset period. But when the reset comes from the RES pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay. R E S V D D Reset circuit R E S H A L T tS S T S S T T im e - o u t W D T W D T C h ip T im e - o u t R e s e t R E S R e s e t Reset timing chart R e s e t L V R R e s e t The functional unit chip reset status is shown below. S S T 1 0 -s ta g e R ip p le C o u n te r O S C 1 P o w e r - o n D e te c tio n Reset configuration To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when the system awakes from a HALT state. PC 000H WDT Prescaler Clear Input/output ports Input mode SP Points to the top of the stack Carrier Output Low level The chip reset status of the registers is summarized in the following table: Register Reset (power on) WDT time-out (normal operation) RES reset (normal operation) RES reset (HALT) PC (Program Counter) 000H 000H 000H 000H MP -xxx xxxx -uuu uuuu -uuu uuuu -uuu uuuu ACC xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu TBLP xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu TBLH --xx xxxx --uu uuuu --uu uuuu --uu uuuu STATUS --00 xxxx --1u uuuu --uu uuuu --01 uuuu PA 1111 1111 1111 1111 1111 1111 1111 1111 PB 1111 1111 1111 1111 1111 1111 1111 1111 PC ---- ---1 ---- ---1 ---- ---1 ---- ---1 Note: ²u² means ²unchanged² ²x² means ²unknown² 12 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Low voltage reset - LVR V D D 5 .2 V The HT48RA0 provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~2.6V, such as changing a battery, the LVR will automatically reset the device internally. O P R 5 .2 V V L V R 2 .6 V The LVR includes the following specifications: 2 .4 V · The low voltage (0.9V~2.6V) has to remain in their original state to exceed 1 ms. If the low voltage state does not exceed 1 ms, the LVR will ignore it and do not perform a reset function. · The LVR uses the ²OR² function with the external RES signal to perform chip reset. · During HALT mode, if the LVR occurs, the device will wake-up and the PD flag will be set as ²1², the same as the external RES. 0 .9 V Note: VOPR is the voltage range for proper chip operation at 2MHz system clock. Carrier The HT48RA0 provides a carrier output which shares the pin with PC0. It can be selected to be a carrier output (REM) or level output pin (PC0) by code option. If the carrier output option is selected, setting PC0=²0² to enable carrier output and setting PC0=²1² to disable it at low level output. Because the operating voltage (V DD ) is 2.6V~5.2V and the LVR operating voltage (VLVR) is 0.9V~2.6V, therefore one margin voltage about 0.1V is needed for proper chip operation. The relationship between VDD and VLVR is shown below. V V D D 5 .2 V V L V R d e te c t v o lta g e V L V R = 0 .9 ~ 2 .6 V L V R 0 .9 V 0 V R e s e t S ig n a l R e s e t N o r m a l o p e r a tio n *1 R e s e t *2 Low voltage reset *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation. *2: Since the low voltage has to maintain in its original state and exceed 1 ms, therefore 1 ms delay is needed to enter the reset mode. 13 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 The clock source of the carrier is implemented by instruction clock (system clock divided by 4) and processed by a frequency divider to yield various carry frequency. Clock Source Carry Frequency= m ´ 2n one-bit output port in the HT48RA0, labeled PA, PB and PC which are mapped to [12H], [14H], [16H] of the RAM, respectively. Each bit of PA can be selected as NMOS output or schmitt trigger with pull-high resistor by software instruction. PB0~PB1 have the same structure with PA, while PB2~PB7 can only be used for input operation (schmitt trigger with pull-high resistors). PC is only one-bit output port shares the pin with carrier output. If the level option is selected, the PC is CMOS output. where m=2 or 3 and n=0~3, both are selected by code option. If m=2, the duty cycle of the carrier output is 1/2 duty. If m=3, the duty cycle of the carrier output can be 1/2 duty or 1/3 duty also determined by code option (with the exception of n=0). Both PA and PB for the input operation, these ports are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction ²MOV A, [m]² (m=12H or 14H). For PA, PB0~PB1 and PC output operation, all data are latched and remain unchanged until the output latch is rewritten. Detailed selection of the carrier duty is shown below: m´2 n Duty Cycle 2, 4, 8, 16 1/2 3 1/3 6, 12, 24 1/2 or 1/3 When the PA and PB0~PB1 is used for input operation, it should be noted that before reading data from pads, a ²1² should be written to the related bits to disable the NMOS device. That is, the instruction ²SET [m].i² (i=0~7 for PA, i=0~1 for PB) is executed first to disable related NMOS device, and then ²MOV A, [m]² to get stable data. Input/output ports There are an 8-bit bidirectional input/output port, a 6-bit input with 2-bit I/O port and F r e q u e n c y D iv id e r C lo c k S o u r c e ( S y s te m C lo c k /4 ) V 3 - b it C o u n te r D D 1 /2 C o d e O p tio n 1 /3 C a r r ie r D u ty S e le c t C o d e O p tio n ( c a r r ie r o r le v e l) L e v e l 1 /2 o r 1 /3 d u ty C a r r ie r R E M /P C 0 C a r r ie r L e v e l R e a d p a th fo r r e a d - m o d ify - w r ite P C 0 D a ta R e g is te r Carrier/Level output V D D P u ll- u p R e a d D a ta D a ta b u s S y s te m P B 2 ~ P B 7 W a k e -u p C o d e O p tio n PB input lines 14 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 After chip reset, PA and PB remain at a high level input line while PC remain at high level output, if the level option is selected. the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. Each bit of PA, PB0~PB1 and PC output latches can be set or cleared by the ²SET [m].i² and ²CLR [m].i² (m=12H, 14H or 16H) instructions respectively. Each line of PB has a wake-up capability to the device by code option. The highest seven bits of PC are not physically implemented, on reading them a ²0² is returned and writing results in a no-operation. Some instructions first input data and then follow the output operations. For example, ²SET [m].i², ²CLR [m]², ²CPL [m]², ²CPLA [m]² read V D a ta b u s W r ite D W e a k P u ll- u p Q C K S D D P A 0 ~ P A 7 P B 0 ~ P B 1 Q C h ip R e s e t R e a d D a ta S y s te m W a k e -u p C o d e O p tio n P B 0 ~ P B 1 o n ly PA, PB Input/output lines 15 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Code option The following table shows eight kinds of code option in the HT48RA0. All the code options must be defined to ensure proper system functioning. No. Code option 1 WDT time-out period selection Clock Source where n=8~11. Time-out period= 2n 2 WDT enable/disable selection. This option is to decide whether the WDT timer is enabled or disabled. 3 CLRWDT times selection. This option defines how to clear the WDT by instruction. ²One time² means that the CLR WDT instruction can clear the WDT. ²Two times² means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, the WDT can be cleared. 4 Wake-up selection. This option defines the wake-up activity function. External input pins (PB only) all have the capability to wake-up the chip from a HALT. 5 Carrier/level output selection. This option defines the activity of PC0 to be carrier output or level output. 6 Carry frequency selection. Clock Source where n=0~3. Carry frequency= (2 or 3) ´ 2n 7 Carrier duty selection. There are two types of selection: 1/2 duty or 1/3 duty. If carrier frequency= Clock Source /(2, 4, 8 or 16), the duty cycle will be 1/2 duty. If carrier frequency= Clock Source /3, the duty cycle will be 1/3 duty. If carrier frequency= Clock Source /(6, 12 or 24), the duty cycle can be 1/2 duty or 1/3 duty. 8 OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled. 16 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Application Circuits V D D P B 1 P B 2 P B 0 P B 3 P A 3 P B 4 P A 2 P B 5 P A 1 1 W P A 0 1 2 0 W ~ 2 4 0 W 3 0 0 p F P C 0 /R E M O S C 1 X 't a l (s e e N o te ) 3 0 0 p F 1 0 0 k W P B 6 H T 4 8 R A 0 P B 7 P A 7 P A 6 O S C 2 P A 5 R E S P A 4 0 .1 m F Note: It is recommended that a 0.1mF decoupling capacitor is placed between VSS and VDD. If the crystal has a value above 1MHz the capacitors are not required. 17 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Instruction Set Summary Mnemonic Description Instruction Flag Affected Cycle Arithmetic ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m] 1 1(1) 1 1 1(1) 1 1 1(1) Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV 1 1(1) Z,C,AC,OV Z,C,AC,OV 1(1) C AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC 1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1) 1 Z Z Z Z Z Z Z Z Z Z Z Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory 1 1(1) 1 1(1) Z Z Z Z Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to register with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry with result in data memory Decimal adjust ACC for addition with result in data memory Logic Operation AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m] Increment & Decrement INCA [m] INC [m] DECA [m] DEC [m] 18 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Mnemonic Description Instruction Flag Affected Cycle Rotate RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m] Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry 1 1(1) 1 None None C 1(1) 1 1(1) 1 C None None C 1(1) C Move data memory to ACC Move ACC to data memory Move immediate data to ACC 1 1(1) 1 None None None Clear bit of data memory Set bit of data memory 1(1) 1(1) None None Jump unconditionally Skip if data memory is zero Skip if data memory is zero with data movement to ACC Skip if bit i of data memory is zero Skip if bit i of data memory is not zero Skip if increment data memory is zero Skip if decrement data memory is zero Skip if increment data memory is zero with result in ACC Skip if decrement data memory is zero with result in ACC Subroutine call Return from subroutine Return from subroutine and load immediate data to ACC 2 1(2) 1(2) None None None 1(2) 1(2) 1(3) 1(3) 1(2) None None None None None 1(2) None 2 2 2 None None None Data Move MOV A,[m] MOV [m],A MOV A,x Bit Operation CLR [m].i SET [m].i Branch JMP addr SZ [m] SZA [m] SZ [m].i SNZ [m].i SIZ [m] SDZ [m] SIZA [m] SDZA [m] CALL addr RET RET A,x 19 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Mnemonic Description Instruction Flag Affected Cycle Table Read TABRDC [m] TABRDL [m] Read EPROM code (current page) to data memory and TBLH Read EPROM code (last page) to data memory and TBLH 2(1) None 2(1) None No operation Clear data memory Set data memory Clear Watchdog timer Pre-clear Watchdog timer Pre-clear Watchdog timer Swap nibbles of data memory Swap nibbles of data memory with result in ACC Enter power down mode 1 1(1) 1(1) 1 1 1 1(1) 1 1 None None None TO,PD TO(4),PD(4) TO(4),PD(4) None None TO,PD Miscellaneous NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT Note: x: 8 bits immediate data m: 7 bits data memory address A: accumulator i: 0~7 number of bits addr: 11 bits program memory address Ö: Flag(s) is affected -: Flag(s) is not affected (1) (2) : If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (4 system clocks). : If a skip to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (4 system clocks). Otherwise the original instruction cycle(s) is unchanged. (3) (1) (4) : and (2) : The flags may be affected by the execution status. If the watchdog timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO is set and the PD is cleared. Otherwise the TO and PD flags remain unchanged. 20 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Instruction Definition ADC A,[m] Add data memory and carry to the accumulator Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator. Operation ACC ¬ ACC+[m]+C Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö ADCM A,[m] Add the accumulator and carry to data memory Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory. Operation [m] ¬ ACC+[m]+C Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö ADD A,[m] Add data memory to the accumulator Description The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator. Operation ACC ¬ ACC+[m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö ADD A,x Add immediate data to the accumulator Description The contents of the accumulator and the specified data are added, leaving the result in the accumulator. Operation ACC ¬ ACC+x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö 21 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 ADDM A,[m] Add the accumulator to the data memory Description The contents of the specified data memory and the accumulator are added. The result is stored in the data memory. Operation [m] ¬ ACC+[m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö AND A,[m] Logical AND accumulator with data memory Description Data in the accumulator and the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator. Operation ACC ¬ ACC ²AND² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator. Operation ACC ¬ ACC ²AND² x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory. Operation [m] ¬ ACC ²AND² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 22 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address. Operation Stack ¬ PC+1 PC ¬ addr Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ CLR [m] Clear data memory Description The contents of the specified data memory are cleared to zero. Operation [m] ¬ 00H Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ CLR [m].i Clear bit of data memory Description The bit i of the specified data memory is cleared to zero. Operation [m].i ¬ 0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ CLR WDT Clear watchdog timer Description The WDT and the WDT Prescaler are cleared (re-counting from zero). The power down bit (PD) and time-out bit (TO) are cleared. Operation WDT and WDT Prescaler ¬ 00H PD and TO ¬ 0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ 0 0 ¾ ¾ ¾ ¾ 23 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 CLR WDT1 Preclear watchdog timer Description The TD, PD flags, WDT and the WDT Prescaler has cleared (re-counting from zero), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction sets the indicated flag which implies that this instruction has been executed and the TO and PD flags remain unchanged. Operation WDT and WDT Prescaler ¬ 00H* PD and TO ¬ 0* Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ 0* 0* ¾ ¾ ¾ ¾ CLR WDT2 Preclear watchdog timer Description The TO, PD flags, WDT and the WDT Prescaler are cleared (re-counting from zero), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction sets the indicated flag which implies that this instruction has been executed and the TO and PD flags remain unchanged. Operation WDT and WDT Prescaler ¬ 00H* PD and TO ¬ 0* Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ 0* 0* ¾ ¾ ¾ ¾ CPL [m] Complement data memory Description Each bit of the specified data memory is logically complemented (1¢s complement). Bits which previously contained a one are changed to zero and vice-versa. Operation [m] ¬ [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 24 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 CPLA [m] Complement data memory and place result in the accumulator Description Each bit of the specified data memory is logically complemented (1¢s complement). Bits which previously contained a one are changed to zero and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged. Operation ACC ¬ [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ DAA [m] Decimal-Adjust accumulator for addition Description The accumulator value is adjusted to the BCD (Binary Code Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected. Operation If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 ¬ (ACC.3~ACC.0)+6, AC1=AC else [m].3~[m].0) ¬ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ¬ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 ¬ ACC.7~ACC.4+AC1,C=C Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ Ö DEC [m] Decrement data memory Description Data in the specified data memory is decremented by one. Operation [m] ¬ [m]-1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 25 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 DECA [m] Decrement data memory and place result in the accumulator Description Data in the specified data memory is decremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged. Operation ACC ¬ [m]-1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ HALT Enter power down mode Description This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared. Operation PC ¬ PC+1 PD ¬ 1 TO ¬ 0 Affected flag(s) INC [m] TC2 TC1 TO PD OV Z AC C ¾ ¾ 0 1 ¾ ¾ ¾ ¾ Increment data memory Description Data in the specified data memory is incremented by one. Operation [m] ¬ [m]+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged. Operation ACC ¬ [m]+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 26 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 JMP addr Directly jump Description The contents of the program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation PC ¬ addr Affected flag(s) MOV A,[m] TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC ¬ [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ MOV A,x Move immediate data to the accumulator Description The 8-bit data specified by the code is loaded into the accumulator. Operation ACC ¬ x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ MOV [m],A Move the accumulator to data memory Description The contents of the accumulator are copied to the specified data memory (one of the data memories). Operation [m] ¬ ACC Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ NOP No operation Description No operation is performed. Execution continues with the next instruction. Operation PC ¬ PC+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 27 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical_OR operation. The result is stored in the accumulator. Operation ACC ¬ ACC ²OR² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator. Operation ACC ¬ ACC ²OR² x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory. Operation [m] ¬ ACC ²OR² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ RET Return from subroutine Description The program counter is restored from the stack. This is a two-cycle instruction. Operation PC ¬ Stack Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 28 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data. Operation PC ¬ Stack ACC ¬ x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ RETI Return from interrupt Description The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0; register INTC). Operation PC ¬ Stack EMI ¬ 1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ RL [m] Rotate data memory left Description The contents of the specified data memory are rotated one bit left with bit 7 rotated into bit 0. Operation [m].(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ¬ [m].7 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ RLA [m] Rotate data memory left and place result in the accumulator Description Data in the specified data memory is rotated one bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged. Operation ACC.(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 ¬ [m].7 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 29 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 RLC [m] Rotate data memory left through carry Description The contents of the specified data memory and the carry flag are rotated one bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position. Operation [m].(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ¬ C C ¬ [m].7 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ Ö RLCA [m] Rotate left through carry and place result in the accumulator Description Data in the specified data memory and the carry flag are rotated one bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged. Operation ACC.(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 ¬ C C ¬ [m].7 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ Ö RR [m] Rotate data memory right Description The contents of the specified data memory are rotated one bit right with bit 0 rotated to bit 7. Operation [m].i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ¬ [m].0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 30 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 RRA [m] Rotate right-place result in the accumulator Description Data in the specified data memory is rotated one bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged. Operation ACC.(i) ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 ¬ [m].0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ RRC [m] Rotate data memory right through carry Description The contents of the specified data memory and the carry flag are together rotated one bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position. Operation [m].i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ¬ C C ¬ [m].0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ Ö RRCA [m] Rotate right through carry-place result in the accumulator Description Data of the specified data memory and the carry flag are rotated one bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged. Operation ACC.i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 ¬ C C ¬ [m].0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ Ö 31 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 SBC A,[m] Subtract data memory and carry from the accumulator Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator. Operation ACC ¬ ACC+[m]+C Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö SBCM A,[m] Subtract data memory and carry from the accumulator Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory. Operation [m] ¬ ACC+[m]+C Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö SDZ [m] Skip if decrement data memory is zero Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if ([m]-1)=0, [m] ¬ ([m]-1) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SDZA [m] Decrement data memory and place result in ACC, skip if zero Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if ([m]-1)=0, ACC ¬ ([m]-1) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 32 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 SET [m] Set data memory Description Each bit of the specified data memory is set to one. Operation [m] ¬ FFH Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SET [m].i Set bit of data memory Description Bit ²i² of the specified data memory is set to one. Operation [m].i ¬ 1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SIZ [m] Skip if increment data memory is zero Description The contents of the specified data memory are incremented by one. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if ([m]+1)=0, [m] ¬ ([m]+1) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SIZA [m] Increment data memory and place result in ACC, skip if zero Description The contents of the specified data memory are incremented by one. If the result is zero, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if ([m]+1)=0, ACC ¬ ([m]+1) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 33 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 SNZ [m].i Skip if bit ²i² of the data memory is not zero Description If bit ²i² of the specified data memory is not zero, the next instruction is skipped. If bit ²i² of the data memory is not zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if [m].i¹0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SUB A,[m] Subtract data memory from the accumulator Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator. Operation ACC ¬ ACC+[m]+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö SUBM A,[m] Subtract data memory from the accumulator Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory. Operation [m] ¬ ACC+[m]+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö SUB A,x Subtract immediate data from the accumulator Description The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator. Operation ACC ¬ ACC+x+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ Ö Ö Ö Ö 34 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 SWAP [m] Swap nibbles within the data memory Description The low-order and high-order nibbles of the specified data memory (one of the data memories) are interchanged. Operation [m].3~[m].0 « [m].7~[m].4 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SWAPA [m] Swap data memory-place result in the accumulator Description The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged. Operation ACC.3~ACC.0 ¬ [m].7~[m].4 ACC.7~ACC.4 ¬ [m].3~[m].0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SZ [m] Skip if data memory is zero Description If the contents of the specified data memory are zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if [m]=0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ SZA [m] Move data memory to ACC, skip if zero Description The contents of the specified data memory are copied to the accumulator. If the contents is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if [m]=0, ACC ¬ [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ 35 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 SZ [m].i Skip if bit ²i² of the data memory is zero Description If bit ²i² of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle). Operation Skip if [m].i=0 Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly. Operation [m] ¬ ROM code (low byte) TBLH ¬ ROM code (high byte) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ¬ ROM code (low byte) TBLH ¬ ROM code (high byte) Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ ¾ ¾ ¾ XOR A,[m] Logical XOR accumulator with data memory Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator. Operation ACC ¬ ACC ²XOR² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 36 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 XORM A,[m] Logical XOR data memory with the accumulator Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The zero flag is affected. Operation [m] ¬ ACC ²XOR² [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ XOR A,x Logical XOR immediate data to the accumulator Description Data in the the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The zero flag is affected. Operation ACC ¬ ACC ²XOR² x Affected flag(s) TC2 TC1 TO PD OV Z AC C ¾ ¾ ¾ ¾ ¾ Ö ¾ ¾ 37 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999 HT48RA0 Holtek Semiconductor Inc. (Headquarters) No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189 Holtek Semiconductor Inc. (Taipei Office) 5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline) Holtek Semiconductor (Hong Kong) Ltd. RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657 Copyright Ó 1999 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw. 38 Powered by ICminer.com Electronic-Library Service CopyRight 2003 October 27, 1999