ETC 74LCXZR164245MTD

Preliminary
Revised May 2001
74LCXZR164245
16-Bit Dual Supply Translating Transceiver
with 3-STATE Outputs
and 26Ω Series Resistors in the Outputs (Preliminary)
General Description
The 74LCXZR164245 is a dual supply, 16-bit, translating
transceiver that is designed for two-way asynchronous
communication between busses at different supply voltages. This device is suited for PCMCIA and other real-time
configurable I/O applications that utilize mixed power supplies.
The 74LCXZR164245 is designed to Power-Up and
Power-Down into a High Impedance state (outputs disabled). The feature eliminates the need to power-up in a
specific sequence to avoid drawing excessive current.
The A Port interfaces with the lower voltage bus (2.3V to
2.6V), and the B Port interfaces with the higher voltage bus
(2.0V to 5.5V). This dual supply design allows for translation from low voltage busses (2.3V to 3.6V) to busses at a
higher potential, up to 5.5V. The 74LCXZR164245 is
intended to be used in applications where the A Port is connected to the 3.0V host system, and the B Port is connected to the PCMCIA card slots.
Furthermore, when both OE’s are HIGH, the B Port I/O pins
are disabled, and both B Port I/O connections and B Port
VCC are allowed to float. This feature permits PCMCIA
cards to be inserted and removed during normal operation.
All A and B I/O include nominal 26Ω series resistors to
reduce overshoot and undershoot.
The Transmit/Receive (T/R) input determines the direction
of data flow. Transmit (active-HIGH) enables data from A
Ports to B Ports; Receive (active-LOW) enables data from
B Ports to A Ports. The Output Enable (OE1, OE2) inputs,
when HIGH, disable their associated ports by placing the
I/Os in HIGH-Z condition. The 74LCXZR164245 is
designed so that the control pins (T/Rn, OEn) are powered
by VCCA, so that VCCB may be removed when the I/Os are
disabled.
The 74LCXZR164245 is suitable for mixed voltage applications such as notebook computers using a 3.3V CPU and
5.0V peripheral components. It is fabricated with an
Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
Features
■ Bidirectional interface between 3V busses and
5V busses
■ Supports live insertion and withdrawal (Note 1)
■ Outputs source/sink up to 12 mA
■ All outputs include nominal 26Ω series resistors
■ Uses patented Quiet Series noise/EMI reduction
circuitry
■ Functionally compatible with the 74 series 16245
■ Port B I/O may be disabled by use of OEn or removal of
B Port VCC
■ Port B VCC may be removed when OEn is used to
disable I/O’s
■ Port B VCC removal may occur coincident with rising
edge of OEn
■ Configurable as one 16-bit or two 8-bit transceivers
■ Unrestricted power-up sequencing
Note 1: To ensure the high-impedance state during power up or down, OE
should be tied to VCC through a pull-up resistor; the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number
Package
Number
Package Description
74LCXZR164245MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Quiet Series is a trademark of Fairchild Semiconductor Corporation.
© 2001 Fairchild Semiconductor Corporation
DS500395
www.fairchildsemi.com
74LCXZR164245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26Ω Series Resistors in
the Outputs (Preliminary)
May 2001
74LCXZR164245
Preliminary
Logic Symbol
Pin Descriptions
Pin Names
Connection Diagram
Description
OEn
Output Enable Input (Active LOW)
T/Rn
Transmit/Receive Input
A0–A15
Side A Inputs or 3-STATE Outputs
B0–B15
Side B Inputs or 3-STATE Outputs
Truth Tables
Inputs
OE1
T/R1
Outputs
L
L
L
H
Bus B0–B7 Data to Bus A0–A7
Bus A0–A7 Data to Bus B0–B7
H
X
HIGH Z State on A0–A7, B0–B7
Inputs
OE2
T/R2
Outputs
L
L
L
H
Bus B8–B15 Data to Bus A8–A15
Bus A8–A15 Data to Bus B8–B15
H
X
HIGH-Z State on A8–A15, B8–B15
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance
LCXZR164245 Translator Power Up Note
The LCXZR164245 Translator is designed with two separate VCC power rails. VCCB is the higher potential rail, operating at 3.0 to 5.5 volts, and VCCA is the lower potential rail,
operating at 2.3 to 3.6 volts. The control pins of the device
(OEn, T/Rn) are supplied by the VCCA rail.
in a high impedance (Z) state prevents intermittent low
impedance loading or glitching in bus oriented applications.
To ensure the high impedance state during power up
beyond a VCC of 1.5V and also during power down, the
OEn pin should be tied to VCCA through a pull up resistor.
The minimum value of this resistor is determined by the
current-sourcing capability of the device driving the OEn
pin.
The LCXZR164245 will remain in high impedance mode
(outputs are disabled) when VCCA and/or VCCB is between
0 volts and 1.5 volts during power up. Placing the outputs
Logic Diagrams
Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Preliminary
Symbol
Parameter
Value
Conditions
Units
−0.5 to +7.0
VCCA, VCCB Supply Voltage
V
−0.5 to +7.0
VI
DC Input Voltage
VI/O
DC Output Voltage
OE, T/R Control Pins
−0.5 to +7.0
V
Outputs 3-STATE
−0.5 to VCCA +0.5
A Outputs in HIGH or LOW State (Note 3)
−0.5 to VCCB +0.5
B Outputs in HIGH or LOW State (Note 3)
IIK
DC Input Diode Current
−50
VI < GND (OE, T/R)
IOK
DC Output Diode Current
−50
VO < GND
±50
VO > VCC
V
mA
mA
IO
DC Output Source or Sink Current
±50
mA
ICC
DC Supply Current per Supply Pin
±100
mA
IGND
DC Ground Current per Ground Pin
±100
mA
TSTG
Storage Temperature
−65 to +150
°C
Recommended Operating Conditions (Note 4)
Symbol
VCC
Parameter
Supply Voltage
VI
Input Voltage @ OE, T/R
VI/O
Output Voltage
Min
Max
VCCA
2.3
3.6
VCCB
3.0
5.5
Units
V
0
5.5
An HIGH or LOW State
0
VCCA
Bn HIGH or LOW State
0
VCCB
3-STATE
0
5.5
−40
85
°C
0
10
ns/V
TA
Free Air Operating Temperature
∆t/∆V
Input Edge Rate, VIN = 0.8V - 2.0V, VCCB = 2.3V - 3.6V, VCCA = 4.5V - 5.5V
V
V
Note 2: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.
Note 3: IO Absolute Maximum Rating must be observed.
Note 4: Unused inputs or I/O’s must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
VIHA
VCCB
(V)
(V)
Min
2.3
3.0
2.0
Level Input
3.0
3.6
2.0
Voltage
3.6
5.5
2.0
Bn
2.3
3.0
1.7
OE
3.0
3.6
2.0
T/R
3.6
5.5
2.0
An
2.7
3.0
0.8
3.0
3.6
0.8
Parameter
Minimum HIGH
VIHB
VILA
Maximum LOW
An
Level Input
Voltage
VILB
TA = −40°C to +85°C
VCCA
Symbol
Max
Conditions
V
3.6
5.5
0.8
Bn
2.7
3.0
0.7
OE
3.0
3.6
0.8
T/R
3.6
5.5
0.8
3
Units
V
www.fairchildsemi.com
74LCXZR164245
Absolute Maximum Ratings(Note 2)
74LCXZR164245
Preliminary
DC Electrical Characteristics
VCCB
(V)
(V)
Min
Minimum HIGH Level
2.3
3.0
VCCA−0.2
Output Voltage
2.3
3.0
2.4
IOH = −4 mA
2.3
3.0
2.0
IOH = −12 mA
2.7
3.0
2.4
2.7
4.5
3.7
2.3
3.0
VCCB−0.2
2.3
3.0
1.8
IOH = −4 mA
2.3
4.5
2.2
IOH = −12 mA
3.0
4.5
2.2
Maximum LOW Level
2.3
3.0
0.2
IOUT = 100 µA
Output Voltage
2.3
3.0
0.8
IOL = 12 mA
2.3
3.0
0.6
3.6
4.5
0.7
3.0
3.0
0.2
IOUT = 100 µA
2.3
3.0
0.6
IOL = 4 mA
3.0
4.5
0.8
IOL = 12 mA
Maximum Input
3.6
3.6
Leakage Current @
3.6
5.5
±5.0
Maximum 3-STATE
3.6
3.6
±5.0
Output Leakage
3.6
5.5
±5.0
Maximum 3-STATE
3.6
3.6
±5.0
Output Leakage
3.6
5.5
±5.0
µA
Parameter
VOHB
VOLA
VOLB
IIN
TA = −40°C to +85°C
VCCA
Symbol
VOHA
(Continued)
Units
Conditions
Max
IOUT = −100 µA
IOH = −4 mA
IOH = −12 mA
V
IOUT = −100 µA
IOH = −12 mA
IOL = 4 mA
IOL = 12 mA
V
µA
VI = VCCB or GND
µA
OE = VCCB
OE, T/R
IOZA
VI = VIL, VIH,
VO = VCCA, GND
@ An
IOZB
VI = VIL, VIH,
OE = VCCB
VO = VCCB, GND
@ Bn
∆ICC
ICCB1
Maximum
Bn, OE, T/R
3.6
5.5
500
µA
VI = VCCB–0.6V
ICC/Input
An
3.6
5.5
2.0
mA
VI = VCCA–2.1V
3.6
Open
50
µA
An = VCCA or GND
Quiescent VCCB
Supply Current
Bn = Open, OE = VCCA,
T/R = VCCA, VCCB = Open
as B Port Floats
ICCA2
An = VCCA or GND,
Quiescent VCCA
3.6
3.6
50
Supply Current
3.6
5.5
80
Quiescent VCCB
3.6
3.6
50
Supply Current
3.6
5.5
50
µA
0-1.5
0-1.5
±5.0
µA
Bn = VCCB or GND,
µA
OE = GND, T/R = GND
ICCB
An = VCCA or GND,
Bn = VCCB or GND,
OE = GND, T/R = VCCB
IPU/PD
Power Up 3-STATE Output Current
VO = 5V to VCC
VI = GND or VCC
Dynamic Switching Characteristics
Symbol
VOLPB
Parameter
Quiet Output Dynamic
Conditions
CL = 30 pF, VIH = VCC, VIL = 0V
Peak VOL, A to B
VOLPA
Quiet Output Dynamic
CL = 30 pF, VIH = VCC, VIL = 0V
Peak VOL, B to A
VOLVB
Quiet Output Dynamic
CL = 30 pF, VIH = VCC, VIL = 0V
Valley VOL, A to B
VOLVA
Quiet Output Dynamic
CL = 30 pF, VIH = VCC, VIL = 0V
Valley VOL, B to A
www.fairchildsemi.com
4
VCCB
VCCA
TA = +25°C
(V)
(V)
Typical
3.3
2.5
0.4
5.0
3.3
0.4
3.3
2.5
0.4
5.0
3.3
0.8
3.3
2.5
−0.4
5.0
3.3
−0.4
3.3
2.5
−0.4
5.0
3.3
−0.8
Units
V
V
V
V
Preliminary
TA = −40°C to +85°C
Symbol
Parameter
tPHL
Propagation Delay
tPLH
A to B
tPHL
Propagation Delay
tPLH
B to A
tPZL
Output Enable Time
tPZH
OE to B
tPZL
Output Enable Time
tPZH
OE to A
tPHZ
Output Disable Time
tPLZ
OE to B
tPHZ
Output Disable Time
tPLZ
OE to A
tOSHL
Output to Output Skew (Note 5)
tOSLH
Data to Output
TA = −40°C to +85°C
CL = 50 pF
CL = 30 pF
VCCB = 3.3V ± 0.3V
VCCB = 2.5V ± 0.2V
VCCA = 5.0V ± 0.5V
VCCA = 5.0V ± 0.5V
Min
Max
Min
Max
1.0
7.5
1.0
7.0
ns
1.0
7.5
1.0
7.0
ns
1.0
10.0
1.0
11.5
ns
1.0
10.0
1.0
11.0
ns
1.0
10.5
1.0
11.0
ns
1.0
10.5
1.0
11.5
ns
1.0
ns
1.0
Units
Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design.
Note: Typical values at VCCA = 3.3V, VCCB = 5.0V @ 25°C.
Note: Typical values at VCCA = 3.3V, VCCB = 3.3V @ 25°C.
Capacitance
Typ
Units
CIN
Symbol
Input Capacitance
Parameter
4.5
pF
VCC = Open
Conditions
CI/O
Input/Output Capacitance
10
pF
VCCA = 2.5V, 3.3V
CPD
Power Dissipation
A→B
40
pF
VCCA = 2.5V, 3.3V
Capacitance (Note 6)
B→A
65
pF
VCCB = 5.0V
VCCB = 5.0V
Note 6: CPD is measured at 10 MHz.
5
www.fairchildsemi.com
74LCXZR164245
AC Electrical Characteristics
74LCXZR164245
Preliminary
I/O Application for PCMCIA Cards
Block Diagram
The VCCA pin on the LCXZR164245 must always be tied to
a 3V power supply. This voltage connection provides internal references needed to account for variations in VCCB.
When connected as in the figure above, the LCXZR164245
meets all the voltage and current requirements of the ISA
bus standard (IEEE P996).
The LCXZR164245 is a 48-pin dual supply device well
suited for PCMCIA I/O applications. Ideal for low power
notebook designs, the LCXZR164245 consumes less than
1 mW of quiescent power in all modes of operation. The
LCXZR164245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying VCCA of the
LCXZR164245 to the card voltage supply, the PCMCIA
card will always experience rail to rail output swings, maximizing the reliability of the interface.
www.fairchildsemi.com
Please reference Application Note AN-5001 for more
detailed information on using Fairchild’s LVX Low Voltage
Dual Supply CMOS Translating Transceivers.
6
Preliminary
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
7
www.fairchildsemi.com
74LCXZR164245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26Ω Series Resistors in
the Outputs (Preliminary)
Physical Dimensions inches (millimeters) unless otherwise noted