ETC LM317/D

ON Semiconductor
Three-Terminal Adjustable
Output Positive Voltage
Regulator
The LM317 is an adjustable 3–terminal positive voltage regulator
capable of supplying in excess of 1.5 A over an output voltage range of
1.2 V to 37 V. This voltage regulator is exceptionally easy to use and
requires only two external resistors to set the output voltage. Further, it
employs internal current limiting, thermal shutdown and safe area
compensation, making it essentially blow–out proof.
The LM317 serves a wide variety of applications including local, on
card regulation. This device can also be used to make a programmable
output regulator, or by connecting a fixed resistor between the
adjustment and output, the LM317 can be used as a precision current
regulator.
• Output Current in Excess of 1.5 A
• Output Adjustable between 1.2 V and 37 V
• Internal Thermal Overload Protection
• Internal Short Circuit Current Limiting Constant with Temperature
• Output Transistor Safe–Area Compensation
• Floating Operation for High Voltage Applications
• Available in Surface Mount D2PAK, and Standard 3–Lead Transistor
Package
• Eliminates Stocking many Fixed Voltages
Vout
LM317
THREE–TERMINAL
ADJUSTABLE POSITIVE
VOLTAGE REGULATOR
SEMICONDUCTOR
TECHNICAL DATA
T SUFFIX
PLASTIC PACKAGE
CASE 221A
Heatsink surface
connected to Pin 2.
2
3
Pin 1. Adjust
2. Vout
3. Vin
Adjust
Cin*
0.1 µF
3
ORDERING INFORMATION
Device
LM317BD2T
LM317BT
**Cin is required if regulator is located an appreciable distance from power supply filter.
**CO is not needed for stability, however, it does improve transient response.
2
+ C **
O
1.0 µF
R2
V out 1.25V 1 1
Heatsink surface (shown as terminal 4 in
case outline drawing) is connected to Pin 2.
R1
240
IAdj
1
D2T SUFFIX
PLASTIC PACKAGE
CASE 936
(D2PAK)
Standard Application
Vin
LM317
R2
R1
I
Operating
Temperature Range
TJ = –40° to +125°C
LM317D2T
LM317T
Package
Surface Mount
Insertion Mount
Surface Mount
TJ = 0° to +125°C
Insertion Mount
R
Adj 2
Since IAdj is controlled to less than 100 µA, the error associated with this term is
negligible in most applications.
 Semiconductor Components Industries, LLC, 2001
March, 2001 – Rev. 2
1
Publication Order Number:
LM317/D
LM317
MAXIMUM RATINGS
Rating
Symbol
Value
Unit
VI–VO
40
Vdc
PD
θJA
θJC
Internally Limited
65
5.0
W
°C/W
°C/W
PD
θJA
θJC
Internally Limited
70
5.0
W
°C/W
°C/W
Operating Junction Temperature Range
TJ
–40 to +125
°C
Storage Temperature Range
Tstg
–65 to +150
°C
Input–Output Voltage Differential
Power Dissipation
Case 221A
TA = +25°C
Thermal Resistance, Junction–to–Ambient
Thermal Resistance, Junction–to–Case
Case 936 (D2PAK)
TA = +25°C
Thermal Resistance, Junction–to–Ambient
Thermal Resistance, Junction–to–Case
ELECTRICAL CHARACTERISTICS (VI–VO = 5.0 V; IO = 0.5 A for D2T and T packages; TJ = Tlow to Thigh [Note 1]; Imax and Pmax
[Note 2]; unless otherwise noted.)
Characteristics
Figure
Symbol
Min
Typ
Max
Unit
Line Regulation (Note 3), TA = +25°C, 3.0 V ≤ VI–VO ≤ 40 V
1
Regline
–
0.01
0.04
%/V
Load Regulation (Note 3), TA = +25°C, 10 mA ≤ IO ≤ Imax
VO ≤ 5.0 V
VO ≥ 5.0 V
2
Regload
–
–
5.0
0.1
25
0.5
mV
% VO
Regtherm
–
0.03
0.07
% VO/W
3
IAdj
–
50
100
µA
1, 2
∆IAdj
–
0.2
5.0
µA
Reference Voltage, 3.0 V ≤ VI–VO ≤ 40 V,
10 mA ≤ IO ≤ Imax, PD ≤ Pmax
3
Vref
1.2
1.25
1.3
V
Line Regulation (Note 3), 3.0 V ≤ VI–VO ≤ 40 V
1
Regline
–
0.02
0.07
%V
Load Regulation (Note 3), 10 mA ≤ IO ≤ Imax
VO ≤ 5.0 V
VO ≥ 5.0 V
2
Regload
–
–
20
0.3
70
1.5
mV
% VO
Temperature Stability (Tlow ≤ TJ ≤ Thigh)
3
TS
–
0.7
–
% VO
Minimum Load Current to Maintain Regulation (VI–VO = 40 V)
3
ILmin
–
3.5
10
mA
Maximum Output Current
VI–VO ≤ 15 V, PD ≤ Pmax, T Package
VI–VO = 40 V, PD ≤ Pmax, TA = +25°C, T Package
3
Imax
1.5
0.15
2.2
0.4
–
–
–
0.003
–
–
66
65
80
–
–
S
–
0.3
1.0
%/1.0 k
Hrs.
RθJC
–
5.0
–
°C/W
Thermal Regulation, TA = +25°C (Note 6), 20 ms Pulse
Adjustment Pin Current
Adjustment Pin Current Change, 2.5 V ≤ VI–VO ≤ 40 V,
10 mA ≤ IL ≤ Imax, PD ≤ Pmax
RMS Noise, % of VO, TA = +25°C, 10 Hz ≤ f ≤ 10 kHz
N
Ripple Rejection, VO = 10 V, f = 120 Hz (Note 4)
Without CAdj
CAdj = 10 µF
4
Long–Term Stability, TJ = Thigh (Note 5), TA = +25°C for
Endpoint Measurements
3
Thermal Resistance Junction to Case, T Package
A
RR
% VO
dB
NOTES: 1. Tlow to Thigh = 0° to +125°C, for LM317T, D2T. Tlow to Thigh = –40° to +125°C, for LM317BT, BD2T.
2. Imax = 1.5 A, Pmax = 20 W
3. Load and line regulation are specified at constant junction temperature. Changes in V O due to heating effects must be taken into account separately.
Pulse testing with low duty cycle is used.
4. CAdj, when used, is connected between the adjustment pin and ground.
5. Since Long–Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability
from lot to lot.
6. Power dissipation within an IC voltage regulator produces a temperature gradient on the die, affecting individual IC components on the die. These
effects can be minimized by proper integrated circuit design and layout techniques. Thermal Regulation is the effect of these temperature gradients
on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.
http://onsemi.com
2
LM317
Representative Schematic Diagram
31
0
310
230
Vin
5.6k
120
6.3V
170
6.7k
125k
12.4k
135
6.8k
30
pF
30
pF
160
12k
5.0pF
510
13k
200
6.3V
2.4k
105
12.5k
4.0
6.3V
190
3.6k 5.8k
110
5.1k
0.1
Vout
Adjust
This device contains 29 active transistors.
VCC
VIH
VIL
*
Vin
*Pulse testing required.
*1% Duty Cycle
*is suggested.
LineRegulation(%V) 0.1 µF
V |
OH OL
x100
|V |
OL
VOH
VOL
Vout
LM317
Adjust
Cin
|V
IAdj
R1
240
1%
CO
+
1.0 µF
R2
1%
Figure 1. Line Regulation and ∆IAdj/Line Test Circuit
http://onsemi.com
3
RL
LM317
VI
Vin
LM317
Vout
Adjust
Cin
0.1 µF
IL
RL
(max Load)
240
1%
R1
+
CO
IAdj
*
VO (min Load)
VO (max Load)
RL
(min Load)
1.0 µF
*Pulse testing required.
*1% Duty Cycle is suggested.
R2
1%
Load Regulation (% VO) =
Load Regulation (mV) = VO (min Load) - VO (max Load)
VO (min Load) - VO (max Load)
VO (min Load)
x 100
Figure 2. Load Regulation and ∆IAdj/Load Test Circuit
Vin
Vout
LM317
IL
Adjust
VI
Cin
0.1 µF
R1
IAdj
240
1%
Vref
RL
CO
+
1.0 µF
VO
ISET
R2
1%
* Pulse testing required.
* 1% Duty Cycle is suggested.
To Calculate R2: Vout = ISET R2 + 1.250 V
To Calculate R2: Assume ISET = 5.25 mA
Figure 3. Standard Test Circuit
24 V
Vin
14 V
f = 120 Hz
Vout
LM317
Adjust
Cin
240
1%
R1
D1*
1N4002
0.1 µF
CO
R2
1.65 k
1%
CAdj
+
+
RL
1.0 µF
10 µF
*D1 Discharges CAdj if output is shorted to Ground.
Figure 4. Ripple Rejection Test Circuit
http://onsemi.com
4
Vout = 10 V
VO
LM317
I out , OUTPUT CURRENT (A)
∆Vout, OUTPUT VOLTAGE CHANGE (%)
4.0
0.4
0.2
IL = 0.5 A
0
-0.2
IL = 1.5 A
-0.4
Vin = 15 V
Vout = 10 V
-0.6
-0.8
-1.0
-50
-25
0
25
50
75
100
TJ, JUNCTION TEMPERATURE (°C)
125
3.0
TJ = 25°C
2.0
1.0
0
150
150°C
55°C
0
10
20
30
Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
Figure 5. Load Regulation
40
Figure 6. Current Limit
V in-Vout, INPUT-OUTPUT VOLTAGE
DIFFERENTIAL (Vdc)
I Adj, ADJUSTMENT PIN CURRENT ( µA)
3.0
70
65
60
55
50
45
40
35
-50
-25
0
25
50
75
100
125
150
IL = 1.5 A
2.5
1.0 A
2.0
500 mA
1.5
200 mA
20 mA
1.0
-50
-25
0
25
50
75
100
TJ, JUNCTION TEMPERATURE (°C)
TJ, JUNCTION TEMPERATURE (°C)
Figure 7. Adjustment Pin Current
Figure 8. Dropout Voltage
125
150
5.0
Vref, REFERENCE VOLTAGE (V)
IB, QUIESCENT CURRENT (mA)
1.26
1.25
1.24
1.23
1.22
∆Vout = 100 mV
4.5
TJ = -55°C
4.0
+25°C
3.5
+150°C
3.0
2.5
2.0
1.5
1.0
0.5
-50
-25
0
25
50
75 100 125
TJ, JUNCTION TEMPERATURE (°C)
0
150
0
Figure 9. Temperature Stability
10
20
30
40
Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
Figure 10. Minimum Operating Current
http://onsemi.com
5
LM317
100
Without CAdj
60
40
Vin - Vout = 5 V
IL = 500 mA
f = 120 Hz
TJ = 25°C
20
0
0
5.0
10
15
20
25
30
Without CAdj
60
40
20
Vin = 15 V
Vout = 10 V
f = 120 Hz
TJ = 25°C
0
0.01
0.1
1.0
10
IO, OUTPUT CURRENT (A)
Figure 11. Ripple Rejection versus Output Voltage
Figure 12. Ripple Rejection versus
Output Current
101
Z O, OUTPUT IMPEDANCE ()
Ω
IL = 500 mA
Vin = 15 V
Vout = 10 V
TJ = 25°C
60
40
20
10
100
1.0 k 10 k
100 k
Without CAdj
10-2
CAdj = 10 µF
10-3
1.0 M 10 M
10
100
1.0 k
10 k
100 k
f, FREQUENCY (Hz)
f, FREQUENCY (Hz)
Figure 13. Ripple Rejection versus Frequency
Figure 14. Output Impedance
1.5
1.0
CL = 1.0 µF;
CAdj = 10 µF
0.5
0
2.0
1.0
0
CL = 1.0 µF;
CAdj = 10 µF
-2.0
Vout = 10 V
IL = 50 mA
TJ = 25°C
-1.0
-1.5
1.0
Vin
0.5
0
10
20
30
40
Vin = 15 V
Vout = 10 V
INL = 50 mA
TJ = 25°C
CL = 0;
Without CAdj
-3.0
CL = 0;
Without CAdj
1.5
1.0
IL
0.5
0
0
10
20
30
t, TIME (µs)
t, TIME (µs)
Figure 15. Line Transient Response
Figure 16. Load Transient Response
http://onsemi.com
6
1.0 M
3.0
-1.0
-0.5
0
10-1
∆Vout , OUTPUT
VOLTAGE DEVIATION (V)
0
CAdj = 10 µF
Without CAdj
Vin = 15 V
Vout = 10 V
IL = 500 mA
TJ = 25°C
100
IL , LOAD
CURRENT (A)
RR, RIPPLE REJECTION (dB)
CAdj = 10 µF
80
Vout, OUTPUT VOLTAGE (V)
80
∆Vout , OUTPUT
VOLTAGE DEVIATION (V)
100
35
100
∆V in , INPUT
VOTLAGE CHANGE (V)
120
RR, RIPPLE REJECTION (dB)
RR, RIPPLE REJECTION (dB)
CAdj = 10 µF
80
40
LM317
APPLICATIONS INFORMATION
Basic Circuit Operation
External Capacitors
The LM317 is a 3–terminal floating regulator. In
operation, the LM317 develops and maintains a nominal
1.25 V reference (Vref) between its output and adjustment
terminals. This reference voltage is converted to a
programming current (IPROG) by R1 (see Figure 17), and this
constant current flows through R2 to ground.
The regulated output voltage is given by:
A 0.1 µF disc or 1.0 µF tantalum input bypass capacitor
(Cin) is recommended to reduce the sensitivity to input line
impedance.
The adjustment terminal may be bypassed to ground to
improve ripple rejection. This capacitor (CAdj) prevents
ripple from being amplified as the output voltage is
increased. A 10 µF capacitor should improve ripple
rejection about 15 dB at 120 Hz in a 10 V application.
Although the LM317 is stable with no output capacitance,
like any feedback circuit, certain values of external
capacitance can cause excessive ringing. An output
capacitance (CO) in the form of a 1.0 µF tantalum or 25 µF
aluminum electrolytic capacitor on the output swamps this
effect and insures stability.
R
V out V 1 2 I R 2
ref
Adj
R1
Since the current from the adjustment terminal (IAdj)
represents an error term in the equation, the LM317 was
designed to control IAdj to less than 100 µA and keep it
constant. To do this, all quiescent operating current is
returned to the output terminal. This imposes the
requirement for a minimum load current. If the load current
is less than this minimum, the output voltage will rise.
Since the LM317 is a floating regulator, it is only the
voltage differential across the circuit which is important to
performance, and operation at high voltages with respect to
ground is possible.
Vin
LM317
Vout
Adjust
IAdj
Vref = 1.25 V Typical
When external capacitors are used with any IC regulator
it is sometimes necessary to add protection diodes to prevent
the capacitors from discharging through low current points
into the regulator.
Figure 18 shows the LM317 with the recommended
protection diodes for output voltages in excess of 25 V or
high capacitance values (CO > 25 µF, CAdj > 10 µF). Diode
D1 prevents CO from discharging thru the IC during an input
short circuit. Diode D2 protects against capacitor CAdj
discharging through the IC during an output short circuit.
The combination of diodes D1 and D2 prevents CAdj from
discharging through the IC during an input short circuit.
Vout
+
Vref
Protection Diodes
R1
IPROG
R2
D1
Vout
1N4002
Vin
Figure 17. Basic Circuit Configuration
LM317
Cin
Load Regulation
The LM317 is capable of providing extremely good load
regulation, but a few precautions are needed to obtain
maximum performance. For best performance, the
programming resistor (R1) should be connected as close to
the regulator as possible to minimize line drops which
effectively appear in series with the reference, thereby
degrading regulation. The ground end of R2 can be returned
near the load ground to provide remote ground sensing and
improve load regulation.
Vout
R1
+
D2
Adjust
CO
1N4002
R2
CAdj
Figure 18. Voltage Regulator with Protection Diodes
http://onsemi.com
7
3.5
PD(max) for TA = +50°C
JUNCTIONTOAIR (° C/W)
R θ JA, THERMAL RESISTANCE
80
70
3.0
Free Air
Mounted
Vertically
60
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
2.0 oz. Copper
L
Minimum
Size Pad
50
1.5
RθJA
0
5.0
2.0
L
40
30
2.5
10
15
20
L, LENGTH OF COPPER (mm)
PD, MAXIMUM POWER DISSIPATION (W)
LM317
1.0
30
25
Figure 19. D2PAK Thermal Resistance and Maximum
Power Dissipation versus P.C.B. Copper Length
D6*
1N4002
Vin
32 V to 40 V
Vin1
Vout1 RSC
LM317
(1)
Vin2
240
0.1 µF
D1
1N4001
Adjust 1
Current
Limit
Adjust
* Diodes D1 and D2 and transistor Q2 are added to
* allow adjustment of output voltage to 0 V.
* D6 protects both LM317's during an input short circuit.
1.0K
D2
1N4001
Adjust 2
5.0 k
Iout
Vout 2
LM317
(2)
Vout
D5
IN4001
+
Voltage
Adjust
+
1.0 µF
Tantalum
10 µF
1N4001
Q1
2N3822
D3
D4
-10 V
Q2
2N5640
Output Range:0 ≤ VO ≤ 25 V
Output Range:0 ≤ IO ≤ 1.5 A
IN4001
-10 V
Figure 20. ‘‘Laboratory’’ Power Supply with Adjustable Current Limit and Output Voltage
http://onsemi.com
8
LM317
+25 V
Vout
LM317
Vin
R1
1.25
Adjust
IOmax + IDSS
R2 ≤
Adjust
1.0 k
2N5640
Vref
IDDS
TTL
Control
Minimum Vout = 1.25 V
VSS*
* D1 protects the device during an input short circuit.
Figure 22. 5.0 V Electronic Shutdown Regulator
Vin
Vout
MPS2907
R1
Iout
1N4001
Adjust
50 k
Adjust
Vout
LM317
240
R2
MPS2222
720
Figure 21. Adjustable Current Limiter
LM317
+
1.0 µF
120
D2
1N4001
VO < BVDSS + 1.25 V + VSS,
ILmin - IDSS < IO < 1.5 A.
As shown 0 < IO < 1.0 A.
Vin
Vout
LM317
D1
1N4001
R2
* To provide current limiting of IO to the system
* ground, the source of the FET must be tied to a
* negative voltage below - 1.25 V.
Vref
1N4002
Vin
100
R1 =
D1*
Iout
+
IAdj
V
ref I Adj
R1
1.25V
R1
10 mA ≤ Iout ≤ 1.5 A
I out 10 µF
Figure 23. Slow Turn–On Regulator
Figure 24. Current Regulator
http://onsemi.com
9
LM317
PACKAGE DIMENSIONS
T SUFFIX
PLASTIC PACKAGE
CASE 221A–09
ISSUE AA
–T–
B
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL
BODY AND LEAD IRREGULARITIES ARE
ALLOWED.
SEATING
PLANE
C
F
T
S
4
DIM
A
B
C
D
F
G
H
J
K
L
N
Q
R
S
T
U
V
Z
A
Q
1 2 3
U
H
K
Z
L
R
V
J
G
D
N
INCHES
MIN
MAX
0.570
0.620
0.380
0.405
0.160
0.190
0.025
0.035
0.142
0.147
0.095
0.105
0.110
0.155
0.018
0.025
0.500
0.562
0.045
0.060
0.190
0.210
0.100
0.120
0.080
0.110
0.045
0.055
0.235
0.255
0.000
0.050
0.045
----0.080
MILLIMETERS
MIN
MAX
14.48
15.75
9.66
10.28
4.07
4.82
0.64
0.88
3.61
3.73
2.42
2.66
2.80
3.93
0.46
0.64
12.70
14.27
1.15
1.52
4.83
5.33
2.54
3.04
2.04
2.79
1.15
1.39
5.97
6.47
0.00
1.27
1.15
----2.04
D2T SUFFIX
PLASTIC PACKAGE
CASE 936–03
(D2PAK)
ISSUE B
OPTIONAL
CHAMFER
A
E
TERMINAL 4
–T
–
U
S
K
V
B
H
F
1
2
3
M
L
P
J
N
D
0.010 (0.254)
M
R
T
G
C
http://onsemi.com
10
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS
A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM
MOUNTING SURFACE FOR TERMINAL 4.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD
FLASH OR GATE PROTRUSIONS. MOLD FLASH
AND GATE PROTRUSIONS NOT TO EXCEED
0.025 (0.635) MAXIMUM.
DIM
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
S
U
V
INCHES
MIN
MAX
0.386
0.403
0.356
0.368
0.170
0.180
0.026
0.036
0.045
0.055
0.051 REF
0.100 BSC
0.539
0.579
0.125 MAX
0.050 REF
0.000
0.010
0.088
0.102
0.018
0.026
0.058
0.078
5 REF
0.116 REF
0.200 MIN
0.250 MIN
MILLIMETERS
MIN
MAX
9.804 10.236
9.042
9.347
4.318
4.572
0.660
0.914
1.143
1.397
1.295 REF
2.540 BSC
13.691 14.707
3.175 MAX
1.270 REF
0.000
0.254
2.235
2.591
0.457
0.660
1.473
1.981
5 REF
2.946 REF
5.080 MIN
6.350 MIN
LM317
Notes
http://onsemi.com
11
LM317
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: [email protected]
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–[email protected]
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit–[email protected]
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: [email protected]
CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–[email protected]
Toll–Free from Mexico: Dial 01–800–288–2872 for Access –
then Dial 866–297–9322
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–[email protected]
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: [email protected]
ON Semiconductor Website: http://onsemi.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, UK, Ireland
For additional information, please contact your local
Sales Representative.
http://onsemi.com
12
LM317/D