a FEATURES 18 MSPS Correlated Double Sampler (CDS) 6 dB to 40 dB 10-Bit Variable Gain Amplifier (VGA) Low Noise Clamp Circuits Preblanking Function 10-Bit 18 MSPS A/D Converter 3-Wire Serial Digital Interface 3 V Single Supply Operation Low Power CMOS 48-Lead LQFP Package APPLICATIONS PC Cameras Digital Still Cameras Complete 10-Bit 18 MSPS CCD Signal Processor AD9804 FUNCTIONAL BLOCK DIAGRAM PBLK AVDD AVSS CLPOB DRVDD CLP DRVSS 6dB TO 40dB CCDIN CDS 10-BIT ADC VGA 10 CLP DOUT BANDGAP REFERENCE VR T VRB VGA GAIN REGISTER INTERNAL BIAS CML DIGITAL INTERFACE INTERNAL TIMING 10 CLPDM DVDD AD9804 DVSS PRODUCT DESCRIPTION The AD9804 is a complete analog signal processor for CCD applications. It features an 18 MHz single-channel architecture designed to sample and condition the outputs of interlaced and progressive scan area CCD arrays. The AD9804’s signal chain consists of an input clamp, correlated double sampler (CDS), digitally controlled VGA, black level clamp, and a 10-bit A/D converter. The internal VGA gain register is programmed through a 3-wire serial digital interface. SL SCK SDATA SHP SHD DATACLK REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000 AD9804–SPECIFICATIONS ANALOG SPECIFICATIONS (T MIN to TMAX, AVDD = DVDD = 3.0 V, fDATACLK = fSHP = fSHD = 18 MHz, unless otherwise noted.) Parameter Min TEMPERATURE RANGE Operating Storage –20 –65 POWER SUPPLY VOLTAGE Analog, Digital, Digital Driver 2.8 POWER CONSUMPTION Typ 3.0 Max Unit +85 +150 °C °C 3.6 V 85 MAXIMUM CLOCK RATE mW 18 CORRELATED DOUBLE SAMPLER (CDS) Allowable CCD Reset Transient1 Max Input Range before Saturation1 Max CCD Black Pixel Amplitude1 VARIABLE GAIN AMPLIFIER (VGA) Gain Control Resolution Gain Range (VGA Gain Curve Shown in Figure 5) Min Gain (Code 95) Max Gain (Code 1023) 4 38 BLACK LEVEL CLAMP Clamp Level (At ADC Output) A/D CONVERTER Resolution No Missing Codes Full-Scale Input Voltage MHz 500 1.0 100 mV V p-p mV 1024 Steps 6 40 8 42 dB dB 32 LSB 10 2.0 Bits Bits Guaranteed V 2.0 1.0 V V 10 VOLTAGE REFERENCE Reference Top Voltage (VRT) Reference Bottom Voltage (VRB) NOTES 1 Input signal characteristics defined as follows: 500mV TYP RESET TRANSIENT 100mV MAX OPTICAL BLACK PIXEL 1V MAX INPUT SIGNAL RANGE Specifications subject to change without notice. DIGITAL SPECIFICATIONS (DRVDD = 2.7 V, CL = 20 pF.) Parameter Symbol Min LOGIC INPUTS High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Input Capacitance VIH VIL IIH IIL CIN 2.1 LOGIC OUTPUTS High Level Output Voltage Low Level Output Voltage High Level Output Current Low Level Output Current VOH VOL IOH IOL 2.1 Typ Max 0.6 10 10 10 0.6 50 50 Unit V V µA µA pF V V µA µA Specifications subject to change without notice. –2– REV. 0 AD9804 TIMING SPECIFICATIONS (C = 20 pF, f L CLK = 18 MHz, timing shown in Figures 1 and 2.) Parameter Symbol SAMPLE CLOCKS DATACLK, SHP, SHD Clock Period DATACLK Hi/Low Pulsewidth SHP Pulsewidth SHD Pulsewidth CLPDM Pulsewidth CLPOB Pulsewidth1 SHP Rising Edge to SHD Falling Edge SHP Rising Edge to SHD Rising Edge Internal Clock Delay Inhibited Clock Period tCONV tADC tSHP tSHD tCDM tCOB tS1 tS2 tID tINH DATA OUTPUTS Output Delay Output Hold Time Pipeline Delay SERIAL INTERFACE Maximum SCK Frequency SL to SCK Setup Time SCK to SL Hold Time SDATA Valid to SCK Rising Edge Setup SCK Falling Edge to SDATA Valid Hold SCK Falling Edge to SDATA Valid Read Min Typ 20 10 10 4 2 20 20 55.6 27.7 14 14 10 10 27 27 3.0 Max Unit ns ns ns ns Pixels Pixels ns ns ns ns 10 tOD tH 6.0 fSCLK tLS tLH tDS tDH tDV 10 10 10 10 10 10 14.5 7.6 9 16 ns ns Cycles MHz ns ns ns ns ns NOTES 1 Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance. Specifications subject to change without notice ORDERING GUIDE ABSOLUTE MAXIMUM RATINGS Parameter AVDD DVDD DRVDD Digital Outputs SHP, SHD, DATACLK CLPOB, CLPDM, PBLK SCK, SL, SDATA VRT, VRB, CMLEVEL BYP1–4, CCDIN Junction Temperature Lead Temperature (10 sec) With Respect To Min Max Unit AVSS DVSS DRVSS DRVSS DVSS DVSS DVSS AVSS AVSS –0.3 –0.3 –0.3 –0.3 –0.3 –0.3 –0.3 –0.3 –0.3 V V V V V V V V V °C °C +3.9 +3.9 +3.9 DRVDD + 0.3 DVDD + 0.3 DVDD + 0.3 DVDD + 0.3 AVDD + 0.3 AVDD + 0.3 150 300 Model Temperature Range Package Description Package Option AD9804JST –20°C to +85°C Thin Plastic Quad Flatpack (LQFP) ST-48 THERMAL CHARACTERISTICS Thermal Resistance 48-Lead LQFP Package θJA = 92°C/W CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9804 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. REV. 0 –3– WARNING! ESD SENSITIVE DEVICE AD9804 VRT CML VRB DVSS DVDD DVSS DVSS RSTB SDATA SL NC SCK PIN CONFIGURATION 48 47 46 45 44 43 42 41 40 39 38 37 NC 1 NC 2 36 PIN 1 IDENTIFIER AVSS NC 33 AVDD (LSB) D0 3 34 D1 4 D2 5 TOP VIEW (Not to Scale) D4 7 D5 8 31 BYP4 NC 30 CCDIN 29 BYP2 32 AD9804 D3 6 D6 9 28 D7 10 27 BYP1 AVDD 26 AVSS D8 11 (MSB) D9 12 25 AVSS SHD CLPDM NC SHP PBLK CLPOB DVDD NC DRVSS DVSS DATACLK 13 14 15 16 17 18 19 20 21 22 23 24 DRVDD NC = NO CONNECT NC 35 PIN FUNCTION DESCRIPTIONS Pin No. Mnemonic Type Description 1, 2, 18, 24, 31 34, 36, 45 3–12 13 14 15, 41, 42, 44 16 17, 40 19 20 21 22 23 25, 26, 35 27, 33 28 29 30 32 37 38 39 43 46 47 48 NC NC Internally Not Connected D0–D9 DRVDD DRVSS DVSS DATACLK DVDD PBLK CLPOB SHP SHD CLPDM AVSS AVDD BYP1 BYP2 CCDIN BYP4 CML VRT VRB RSTB SL SDATA SCK DO P P P DI P DI DI DI DI DI P P AO AO AI AO AO AO AO DI DI DI DI Digital Data Outputs Digital Output Driver Supply Digital Output Driver Ground Digital Ground Digital Data Output Latch Clock Digital Supply Preblanking Clock Input Black Level Clamp Clock Input CDS Sampling Clock for CCD’s Reference Level CDS Sampling Clock for CCD’s Data Level Input Clamp Clock Input Analog Ground Analog Supply Internal Bias Level Decoupling Internal Bias Level Decoupling Analog Input for CCD Signal Internal Bias Level Decoupling Internal Bias Level Decoupling A/D Converter Top Reference Voltage Decoupling A/D Converter Bottom Reference Voltage Decoupling Chip Reset Control. Active Low Serial Digital Interface Load Pulse. Serial Digital Interface Data Serial Digital Interface Clock TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power. –4– REV. 0 AD9804 TIMING DIAGRAMS CCD SIGNAL N tID N+1 N+2 N+9 N+10 tID SHP tS1 tCP tS2 SHD tINH DATACLK tOD OUTPUT DATA N–10 tH N–9 N–8 N–1 N NOTES: 1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE. 2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES. Figure 1. Pixel Rate Timing EFFECTIVE PIXELS HORIZONTAL BLANKING OPTICAL BLACK PIXELS DUMMY PIXELS EFFECTIVE PIXELS CCD SIGNAL CLPOB CLPDM PBLK OUTPUT DATA EFFECTIVE PIXEL DATA OB PIXEL DATA DUMMY BLACK NOTES: 1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB. 2. PBLK SIGNAL IS OPTIONAL. 3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES. Figure 2. Typical Line Clamp Timing REV. 0 –5– EFFECTIVE DATA AD9804 PROGRAMMING THE SERIAL INTERFACE Table I. VGA Gain Register Contents (Default Value x096) MSB D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB D0 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 • • • 1 1 1 1 1 1 1 1 0 1 RNW ADDRESS BITS 0 SDATA 1 tDS 0 Gain (dB) 6.0 • • • 39.965 40.0 DATA BITS 0 0 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 tDH SCK tLS tLH SL NOTES: 1. SDATA BITS ARE INTERNALLY LATCHED ON THE RISING EDGES OF SCK. 2. RNW = READ, NOT WRITE. SET LOW FOR WRITE OPERATION. 3. INTERNAL VGA GAIN REGISTER UPDATE OCCURS AT SL RISING EDGE. Figure 3. Serial Write Operation RNW ADDRESS BITS 1 1 SDATA tDS 0 tDH DATA BITS 0 0 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 tDV SCK tLS tLH SL NOTES: 1. RNW = READ, NOT WRITE. SET HIGH FOR READ OPERATION. 2. THE RNW BIT AND THE FOUR ADDRESS BITS MUST BE WRITTEN TO THE AD9804. SDATA IS LATCHED ON SCK RISING EDGES. 3. SERIAL DATA FROM VGA GAIN REGISTER IS VALID STARTING AFTER THE 5TH SCK FALLING EDGE, AND IS UPDATED ON SCK FALLING EDGES. Figure 4. Serial Readback Operation –6– REV. 0 AD9804 VARIABLE GAIN AMPLIFIER (VGA) OPERATION DETAILS capacitor. The AD9804 performs the dc restoration, CDS, gain adjustment, black level correction, and analog-to-digital conversion. The AD9804’s digital output data is then processed by the image processing ASIC. The internal registers of the AD9804 used to control gain, offset level, and other functions are programmed by the ASIC or microprocessor through a 3-wire serial digital interface. A system timing generator provides the clock signals for both the CCD and the AFE. The VGA stage provides a gain range of 6 dB to 40 dB, programmable with 10-bit resolution through the serial digital interface. The minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V. When compared to 1 V full-scale systems (such as ADI’s AD9803), the equivalent gain range is 0 dB to 34 dB. The VGA gain curve is divided into two separate regions. When the VGA Gain Register code is between 0 and 511, the curve follows a (1 + x)/(1 – x) shape, which is similar to a “linear-indB” characteristic. From code 512 to code 1023, the curve follows a “linear-in-dB” shape. The exact VGA gain can be calculated for any Gain Register value by using the following two equations: Code Range Gain Equation (dB) 0–511 Gain = 20 log10 ([658 + code]/[658 – code]) + 3.6 512–1023 Gain = (0.0354)(code) + 3.6 As shown in the Analog Specifications, only the VGA gain range from 2 dB to 36 dB has been specified. This corresponds to a VGA gain code range of 95 to 1023. 40 VGA GAIN – dB 34 After power-on, the AD9804 must be reset using Pin 43 (RSTB). The reset pulse must be an active low signal, which goes low for at least 100 ns after the power supplies have settled. After the RSTB signal returns high, the AD9804 is internally reset to the default VGA gain register value. If a system reset pulse is not available, a simple RC network may be used, as shown in Figure 7. The time constant of this network should be comparable to the power-on time of the AD9804’s power supplies. For example, if the power supplies have a power-on time of 10 ms, the RC network should have a time constant of 10 ms, giving R = 10 kΩ and C = 1.0 µF. Serial writes to the AD9804 internal registers must not be performed until 20 µs after the reset pulse has occurred. This allows enough time for internal calibration routines to be completed. SDATA and SCK may be active before the reset sequence, but SL should be held logic HIGH until 20 µs or more after the reset. Alternatively, placing series resistors close to the digital output pins may help reduce noise. 28 Grounding and Decoupling Recommendations 22 16 10 4 Generating the Reset (RSTB) Signal 0 127 255 383 511 639 767 VGA GAIN REGISTER CODE 895 1023 Figure 5. VGA Gain Curve APPLICATIONS INFORMATION The AD9804 is a complete Analog Front-End (AFE) product for PC camera, digital still camera, and camcorder applications. As shown in Figure 6, the CCD image (pixel) data is buffered and sent to the AD9804 analog input through a series input As shown in Figure 7, a single ground plane is recommended for the AD9804. This ground plane should be as continuous as possible, particularly around Pins 25 through 39. This will ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All decoupling capacitors should be located as close as possible to the package pins. A single clean power supply is recommended for the AD9804, but a separate digital driver supply may be used for DRVDD (Pin 13). DRVDD should always be decoupled to DRVSS (Pin 14), which should be connected to the analog ground plane. Advantages of using a separate digital driver supply include using a lower voltage (2.7 V) to match levels with a 2.7 V ASIC, reducing digital power dissipation, and reducing potential noise coupling. If the digital outputs (Pins 3–12) must drive a load larger than 20 pF, buffering is recommended to reduce digital code transition noise. AD9804 CCD VOUT CCDIN VGA GAIN BUFFER DIGITAL OUTPUTS ADCOUT 0.1F SERIAL INTERFACE CDS/CLAMP TIMING V-DRIVE CCD TIMING TIMING GENERATOR Figure 6. System Block Diagram REV. 0 –7– DIGITAL IMAGE PROCESSING ASIC AD9804 3V ANALOG SUPPLY 0.1F 10k⍀ 1.0F 1.0F 3 VRT CML DVDD VRB NC DVSS RSTB DVSS DVSS SDATA SL 0.1F SCK SERIAL INTERFACE C01633–0–10/00 (rev. 0) 1.0F 48 47 46 45 44 43 42 41 40 39 38 37 NC 1 NC 2 (LSB) D0 D1 35 AVSS 0.1F NC 34 4 AVDD 33 BYP4 0.1F 3V ANALOG SUPPLY 32 AD9804 31 TOP VIEW (Not to Scale) 7 30 NC CCDIN 0.1F CCD SIGNAL BYP2 29 BYP1 8 D6 9 D7 10 28 0.1F AVDD AVSS 26 AVSS 0.1F 27 D8 11 (MSB) D9 12 25 10 0.1F 3V ANALOG SUPPLY CLPDM NC NC PBLK CLPOB SHP SHD DVDD DATACLK 3V DRIVER SUPPLY DRVSS DVSS 13 14 15 16 17 18 19 20 21 22 23 24 DRVDD DATA OUTPUTS NC 3 D2 5 D3 6 D4 D5 36 PIN 1 IDENTIFIER NC = NO CONNECT 6 0.1F CLOCK INPUTS 0.1F 3V ANALOG SUPPLY Figure 7. AD9804 Circuit Configuration OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 48-Lead, LQFP (ST-48) 0.063 (1.60) MAX 0.030 (0.75) 0.018 (0.45) 0.354 (9.00) BSC SQ 37 48 36 1 0.276 (7.00) BSC SQ TOP VIEW (PINS DOWN) COPLANARITY 0.003 (0.08) 0ⴗ MIN 12 25 13 0.019 (0.5) BSC 0.008 (0.2) 0.004 (0.09) 24 0.011 (0.27) 0.006 (0.17) 0.057 (1.45) 0.053 (1.35) 7ⴗ 0ⴗ 0.006 (0.15) SEATING 0.002 (0.05) PLANE –8– REV. 0