Ordering number : ENA0220 LA7138M Monolithic Linear IC For the DVD Player Analog Video Signal I/F Driver Overview The LA7138M is a video output interface IC for DVD players. It is an ideal DVD player driver IC that generates analog video signals such as composite/S and component/RGB signals. Incorporating Y/C-MIX, the LA7138M can dispense with the composite output that would otherwise have to be provided by a DA converter. Feature • Video S/N ratio: -80dB. • f characteristics: 10MHz flat. • Y/C time difference: 2ns maximum. • Signal dynamic range: 170 IRE. • Supports all types of video signals including the composite/S, component, and base-band (RGB) signals; the internal input configuration is selected under microcontroller control (input capacitors to be used in common). • Provides two channels of 75Ω driver outputs each of which can be muted on and off independently under microcontroller control. • Internally generates clamp pulses that are necessary when receiving the component input signals. • The amplifier gain is selectable from 8.5dB and 6dB. • The on-chip regulator circuit provides stable DC voltages that are immune to VCC fluctuations. Function • Clamp. • Amplifier. • 75Ω driver. • Y/C-MIX. • DC voltage output for S1 and S2. Specifications Maximum Ratings at Ta = 25°C Parameter Maximum supply voltage Allowable power dissipation *: Symbol Conditions Ratings VCC max Pdmax Ta≤75°C, Mounted on a board* Unit 15.0 V 525 mW Operating temperature Topr -20 to +75 °C Storage temperature Tstg -40 to +150 °C 3 As mounted to the glass epoxy made board of a size 114.3×76.1×1.6mm Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications. SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein. 92706 / 41006 MS OT B8-5979, B8-5467 No.A0220-1/13 LA7138M Recommended Operating Conditions at Ta = 25°C Parameter Symbol Recommended supply voltage A VCC A Operating supply voltage range A VCCop A Recommended supply voltage B VCC B Operating supply voltage range B VCCop B Input pin voltage application range VIN Conditions Ratings Unit * 12.0 V 9.0 to 13.0 V 8.0 V * VCCop A, B+0.3≤13V 7.5 to 8.5 V -0.3 to VCCop A, B+0.3 V *:A different operation circuit is recommended for recommended supply voltages A and B. An external operation circuit with a PNP transistor for voltage drop is recommended for the recommended supply voltage A. Electrical Characteristics at Ta = 25°C, VCCA = 9.0 to 13.0V,VCCB = 7.5 to 8.5V Parameter Current drain (1) Symbol Input Test signal point ICC1 9pin Ratings Conditions min Current drain of VIDEO system. typ Unit max 29.6 37.0 44.4 mA (A) Pin 10 (Y signal) input when the composite/S is selected. AMP-GAIN (Low) GYM Sig.1 T13/15 GAIN when 996mVp-p, 100kHz is entered. 5.05 5.27 5.48 dB AMP-GAIN (High) GYH Sig.1 T13/15 GAIN when 761mVp-p, 100kHz is entered. 7.38 7.6 7.81 dB Clamp voltage C10H Sig.1 T10 Potential of sink chip of T10 when 761mVp-p is 3.85 4.20 4.55 V 5.27 5.48 dB entered. (B) Pin 6 (chroma signal) input when the composite/S is selected. AMP-GAIN (Low) GCM Sig.2 T17/19 GAIN when 711mVp-p, 3.58MHz is entered. 5.05 AMP-GAIN (High) GCH Sig.2 T17/19 GAIN when 544mVp-p, 3.58MHz is entered. 7.38 7.6 7.81 dB Chroma input D6H Sig.2 T6 4.4 4.75 5.1 V Offset voltage of T6 when 544 mVp-p is entered. DC voltage (C) Pin 3 (composite signal) input when the composite is selected. AMP-GAIN (Low) GSM1 Sig.3 T21/23 GAIN when 996mVp-p, 100kHz is entered. 5.05 5.27 5.48 dB AMP-GAIN (High) GSH1 Sig.3 T21/23 GAIN when 761mVp-p, 100kHz is entered. 7.38 7.6 7.81 dB C3H Sig.3 T3 4.0 4.35 4.7 V 4.92 5.27 5.61 dB 7.25 7.6 7.94 dB -3 0 3 % GAIN ratio between GYH of (A) and GSH1 of (C). -3 0 3 % GAIN ratio between GCH of (B) and GSH1 of (C). -3 0 3 % GAIN ratio between GYH of (A) and GSH2 of (D) -4.5 0 4.5 % GAIN ratio between GCH of (B) and GSH2 of (D). -4.5 0 4.5 % Clamp voltage Potential of sink chip of T3 when 761mVp-p is entered. (D) Pins 6, 10 (S signal) input when the S is selected. To select “S”, insert a 5.1kΩ resistor in series with pin 2, (See the block diagram.) AMP-GAIN (Low) GSM2 Sig.1 T21/23 Sig.2 AMP-GAIN (High) GSH2 Sig.1 GAIN when 996mVp-p, 100kHz or 711mVp-p, 3.58MHz is entered. T21/23 Sig.2 GAIN when 761mVp-p, 100kHz or 544mVp-p, 3.58MHz is entered. (E) GAIN ratio of signals when the composite is selected. Y/chroma ∆YC -AMP-GAIN ratio Y/composite-AMP- ∆YS1 GAIN ratio Chroma/composite ∆CS1 -AMP-GAIN ratio Sig.1 T13/15T GAIN ratio between GYH of (A) and GCH of (B). Sig.2 17/19 Sig.1 T13/15 Sig.3 T21/23 Sig.2 T17/19 Sig.3 T21/23 (F) GAIN ratio of signals when the S signal is selected. Y/S-AMP-GAIN ratio Chroma/S-AMP- ∆YS2 ∆CS2 GAIN ratio Sig.1 T13/15 Sig.2 T21/23 Sig.1 T17/19 Sig.2 T21/23 (G) Pin 10 (Y signal) input when the component is selected. AMP-GAIN (Low) GYM Sig.1 T13/15 GAIN when 996mVp-p, 100 kHz is entered. 5.05 5.27 5.48 dB AMP-GAIN (High) GYH Sig.1 T13/15 GAIN when 761mVp-p, 100 kHz is entered. 7.38 7.6 7.81 dB Y input clamp voltage C10H Sig.1 T10 Potential of sink chip of T10 when 761mVp-p is 3.85 4.20 4.55 V entered. Continued on next page. No.A0220-2/16 LA7138M Continued from preceding page. Parameter Symbol Input Test signal point Ratings Conditions min typ Unit max (H) Pin 6 (B-Y or R-Y signal) when the component is selected. AMP-GAIN (Low) GNM Sig.4 T17/19 GAIN when 996mVp-p, 100 kHz is entered. 5.05 AMP-GAIN (High) GNH Sig.4 T17/19 GAIN when 761mVp-p, 100 kHz is entered. Input pedestal clamp P6H Sig.4 T6 voltage AMP-GAIN (Low) 5.27 5.48 dB 7.38 7.6 7.81 dB 4.4 4.75 5.1 V 5.05 5.27 5.48 dB 7.38 7.6 7.81 dB 4.4 4.75 5.1 V GAIN ratio between GYH of (E) and GNH of (F) -3 0 3 % GAIN ratio between GYH of (E) and GNH of (G) -3 0 3 % GAIN ratio between GNH of (F) and that of (G) -3 0 3 % Potential of pedestal of T6 when 761mVp-p is entered. GNM Sig.4 T21/23 GAIN when 996mVp-p, 100 kHz is entered. (I) Pin 3 (B-Y or R- Y signal) input when the component is selected. AMP-GAIN (High) GNH Sig.4 T21/23 Input pedestal clamp P3H Sig.4 T3 voltage GAIN when 761mVp-p, 100 kHz is selected. Potential of pedestal of T3 when 761mVp-p is entered. (J) GAIN ratio of signals when the component is selected. Y/composite-AMP- ∆Y1 GAIN ratio (1) Y/composite-AMP- ∆Y2 GAIN ratio (2) Component-AMP- ∆N GAIN ratio Sig.1 T13/15 Sig.4 T17/19 Sig.1 T13/15 Sig.4 T21/23 Sig.4 T17/19 Sig.4 T21/23 (K) Pin 10 (RGB signal) input when the base band is selected. AMP-GAIN (Low) GBM Sig.1 T13/15 GAIN when 996mVp-p, 100 kHz is entered. 5.05 5.27 5.48 dB AMP-GAIN (High) GBH Sig.1 T13/15 GAIN when 761mVp-p, 100 kHz is entered. 7.38 7.6 7.81 dB Input clamp voltage C10H Sig.1 T10 Potential of sink chip of T10 when 761mVp-p is 3.85 4.20 4.55 V 5.27 5.48 dB entered. (L) Pin 6 (RGB signal) Input when the base band is entered. AMP-GAIN (Low) GBM Sig.1 T13/15 GAIN when 996mVp-p, 100 kHz is entered. 5.05 AMP-GAIN (High) GBH Sig.1 T13/15 GAIN when 761mVp-p, 100 kHz is entered. 7.38 7.6 7.81 dB Input clamp voltage C6H Sig.1 T10 4.0 4.35 4.7 V Potential of sink chip of T10 when 761mVp-p is entered. (M) Pin 3 (RGB signal) Input when the base band is entered. AMP-GAIN (Low) GBM Sig.1 T13/15 GAIN when 996mVp-p, 100 kHz is entered. 5.05 5.27 5.48 dB AMP-GAIN (High) GBH Sig.1 T13/15 GAIN when 761mVp-p, 100 kHz is entered. 7.38 7.6 7.81 dB Input clamp voltage C3H Sig.1 T10 4.0 4.35 4.7 V GAIN ratio between GBH of (I) and that of (J) -3 0 3 % GAIN ratio between GBH of (I) and that of (K) -3 0 3 % GAIN ratio between GBH of (J) and that of (K) -3 0 3 % Potential of sink chip of T10 when 761mVp-p is entered. (N) GAIN ratio of signals when the base band is selected. Base bank –AMP- ∆B1 GAIN ratio (1) Base band –AMP- ∆B2 GAIN ratio (2) Base band –AMP- ∆B3 GAIN ratio Sig.1 T13/15 Sig.1 T17/19 Sig.1 T13/15 Sig.1 T21/23 Sig.1 T17/19 Sig.1 T21/23 (O) f characteristics of GAIN (common to all modes and input signals, however, except for Y/C-MIX). LPF 6MHz FY6 Sig.1 T13/15 Difference between GAIN and GYH when 761mVp-p, 6MHz is entered. -0.5 0 +0.5 dB FY10 Sig.1 T13/15 Difference between GAIN and GYH when 761mVp-p, 10MHz is entered. -0.5 0 +0.5 dB attenuation LPF 10MHz attenuation (P) DC voltage for output mute (common to all modes). Pin 13 voltage V13 T13 3.7 4.05 4.4 V Pin 15 voltage V15 T15 3.7 4.05 4.4 V Pin 17 voltage V17 T17 3.9 4.25 4.6 V Pin 19 voltage V19 T19 3.9 4.25 4.6 V Pin 21 voltage V21 T21 3.9 4.25 4.6 V Pin 23 voltage V23 T23 3.9 4.25 4.6 V Continued on next page. No.A0220-3/16 LA7138M Continued from preceding page. Parameter Symbol Input Test signal point Ratings Conditions min typ Unit max * Output DC voltage characteristics at Ta = 25°C, VCCA = 9.0 to 13.0V Output DC for 4: 3 V43 T16 Output DC for VLB T16 Letter -Box For 4:3 mode control (no load) For the Letter-Box mode control 0 0.01 0.35 V 2.05 2.2 2.35 V 4.4 4.7 5.0 V 0 0.01 0.35 V 1.90 2.15 2.40 V 4.15 4.60 5.00 V (Load current 500µA to flow out) Output DC for VSQ T16 squeeze For squeeze mode control (Load current 500µA to flow out) * Output DC voltage characteristics at Ta = 25°C, VCC B = 7.5 to 8.5V Output DC for 4: 3 V43 T16 Output DC for VLB T16 Letter-Box For 4:3 mode control (no load) For the Letter-Box mode control (Load current 500µA to flow out) Output DC for VSQ squeeze T16 For squeeze mode control (Load current 500µA to flow out) Note) Each of AMP-GAIN and AMP-GAIN ratios is the value when the output pin part shown in the test circuit diagram is inserted. Sig.1 Sig.2 Sig.3 Sig.4 No.A0220-4/16 LA7138M Design Guarantee Items at Ta = 25°C Parameter Symbol Ratings Conditions min typ Unit max Except for Y/C-MIX (VCCA = 9.0 to 13.0V, VCCB = 7.5 to 8.5V) Channel crosstalk CT The signal which becomes 1Vp-p at f = 4MHz and with the output in -65 -60 dB -80 -78 dB 0.5 2 % 0 1 dB -65 -60 dB -74 -72 dB 4 5.5 % 0.5 1.5 dB C connection is entered in other channels. Measure the magnitude of monitor channel output pins at 4MHz and specify the ratings as a ratio relative to the magnitude of output pin of other channels at 4MHz. Video S/N ratio SN Enter the Y signal with 100% white and apply 3.3V to pin 11. Measure S/N of the output signal. * Refer to Note 1. Differential gain DG Enter the 1Vp-p standard stair step signal (color) to obtain pin 11 = OPEN. Measure the differential gain of the output signal, with the output pin part shown in the measuring circuit diagram inserted. Differential phase DP Enter the 1Vp-p standard stair step signal (color) to obtain pin 11 = -1 OPEN. Measure the differential phase of the output signal, with the output pin part shown in the measuring circuit diagram inserted. For Y/C-MIX (VCCB = 7.5 to 8.5V) Channel crosstalk CT The signal which becomes 1Vp-p at f = 4MHz and with the output in C connection is entered in other channels. Measure the magnitude of monitor channel output pins at 4MHz and specify the ratings as a ratio relative to the magnitude of output pin of other channels at 4MHz. Video S/N ratio SN Enter the Y signal with 100% white and add pin 11 = 3.3V. Measure S/N of the output signal. * Refer to Note 1. Differential gain DG Enter the 761mVp-p standard stair step signal (color) to obtain pin 11 = 3.3V. Measure the differential gain of the output signal, with the output pin part shown in the measuring circuit diagram inserted. Differential phase DP Enter the 761mVp-p standard stair step signal (color) to obtain pin -1 11 = 3.3V. Measure the differential phase of the output signal, with the output pin part shown in the measuring circuit diagram inserted. * Note 1) Since the noise in IC is dependent on the stability of regulator, it is recommended to connect a 470µF capacitor when the S/N ratio of –80dB is to be secured for controls other than Y/C-MIX. To secure the S/N ratio of -74dB for Y/C-MIX, set the supply voltage to 8V (VCCB) and apply 8V also to this pin. (See the test circuit B.) Package Dimensions unit : mm 3112B 12.5 13 0.63 5.4 7.6 24 1 12 1.0 0.15 0.35 (1.5) 0.1 1.7max (0.75) SANYO : MFP24S(300mil) No.A0220-5/16 LA7138M Block Diagram No.A0220-6/16 LA7138M Test Circuit No.A0220-7/16 LA7138M Input/Output form Diagram Pin No. 1 Pin name MUTE I/O I Pin Input/ Function Output voltage impedance 1.7V 21kΩ Equivalent circuit Mute control pin for video signal outputs (Pins 13, 15, 17, 19 and 21). Control can be made with a microcontroller operating on 3.3 to 5.0V power supply. 2 SIG.SW I 1.7V 21kΩ Pin to select the input form of pins 3 and 6 according to the type of input signal (composite/s/component/ base band). Control can be made with a microcontroller operating on 3.3 to 5.0V power supply. Add a 5.1kΩ resistor in series externally. 3 COMP.IN I 4.5V Clamp form Video signal input pin. Enter the composite signal for input of the composite/S signal. Enter the B-Y or R-Y signal for input of the component signal. For input of the base band, enter any of RGB signals that have a sync signal. (This pin is connected to GND when the S signal is entered.) 4 SQ.SW I 2.4V 9.0GΩ Pin to enter the squeeze information. Control can be made with a microcontroller that operates on 3.3 to 5.0V power supply. 5 LB.SW I 2.43V 8.1GΩ Pin to enter the Letter-Box information. Control can be made with a microcontroller that operates on 3.3 to 5.0V power supply. 22 COMP.SW I 2.4V 9.0GΩ Y/C-MIX ON/OFF control pin. Be sure to set this pin HIGH in cases other than composite/S control of pin 2. Control is possible with a microcontroller operating on 3.3 to 5.0V power supply or through selection of VCC/GND on the substrate. Continued on next page. No.A0220-8/16 LA7138M Continued from preceding page. Pin No. 6 Pin name C.IN I/O I Input/ Pin Output voltage impedance 4.8V 10kΩ Function Equivalent circuit Video signal input pin. Enter the chroma signal for input of composite/S signal. Enter the B-Y or R-Y signal for input of the component signal input. For input of the base band signal, enter any of RGB signals that have a sync signal. 8 REG O 8V 1.5kΩ Pin for the regulator that generates an 8V supply voltage in IC. To use the supply voltage of 12V, connect a collector of the external PNP transistor (see the test circuit A). Since the noise in IC is dependent on the stability of regulator, it is recommended to connect a 470µF capacitor when the S/N ratio of –80dB is to be secured for controls other than Y/C-MIX. To secure the S/N ratio of –74dB for Y/C-MIX, set the supply voltage to 8V (VCCB) and apply 8V also to this pin. (See the test circuit B.) 10 Y.IN I 4.2V Clamp form Video signal input pin. Enter the Y signal for input of composite/S and component signal. For input of the base band signal, enter any of RGB signals that have a sync signal. 11 AMP.SW I 2.4V 9.0GΩ Control pin to select the AMP gain according to the input signal amplitude. Control is possible with a microcontroller that operates on 3.3 to 5.0V power supply as well as through selection of VCC/GND on a substrate. 12 PNP-B-IN O 3.4V 4.0GΩ Base input pin of the external PNP transistor for the 8V regulator. Connect to the transistor in case of the supply voltage of 12V (see the test circuit A). To use the supply voltage of 8V, keep this pin open (see the test circuit B). Continued on next page. No.A0220-9/16 LA7138M Continued from preceding page. Pin No. Pin name I/O Input/ Pin Output voltage impedance Function 13 Y.OUT1 O 2.7V 11.6Ω 15 Y.OUT2 O 2.7V 11.6Ω 75Ω. Mute possible with pin 1. 17 C.OUT1 O 3.9V 11.6Ω Video signal output pin. 19 C.OUT2 O 3.9V 11.6Ω Mute possible with pin 1. 21 COMP.OUT1 O 3.57V 11.6Ω Video signal output pin. 23 COMP.OUT2 O 3.57V 11.6Ω 16 C-DC.OUT O 4.7V 4.1Ω Equivalent circuit Video signal output pin. Drives the video signal entered in pin 10 by Drives the video signal entered in pin 6 by 75Ω. Drives the video signal entered in pin 3 by 75Ω. Mute possible with pin 1. S1/S2 DC voltage output pin. Outputs 0V for the 4: 3 mode, 2.2V for the Letter-Box mode, and 5V for the squeeze mode. Connect with a 10kΩ resistor after capacitive coupling of chroma signal output. 9 VCC1 P 12V OR VCC for a signal processing circuit. To use the supply voltage of 12V, connect an 8.0V emitter of external PNP transistor (see the test circuit A). Insert a capacitor of around 47µF between this VCC and pin 7. 20 VCC2 P 8V VCC for the 75Ω drive circuit. Insert a capacitor of around 47µF between this VCC and GND of the 75Ω drive circuit. Pay due attention to the layout because the output signal has a substantial amplitude. 7 GND1 P 0V 14 GND2 P 0V GND for the signal processing circuit. GND of the 75Ω drive circuit (pins 13 and 15). Pay due attention on the layout because the output signal has a substantial amplitude. 18 GND2B P 0V GND of the 75Ω drive circuit (pins 17 and 19). Pay due attention to the layout because the output signal has a substantial amplitude. 24 GND2A P 0V GND of the 75Ω drive circuit (pins 21 and 23). Pay due attention on the layout because the output signal has a substantial amplitude. No.A0220-10/16 LA7138M Control Pin Function Table Pin No. Pin condition LOW OPEN HIGH Pin voltage 0 to 0.6V 1.55 to 1.75V 2.7 to 5V Pin 1 13,17,21 Mute of 75Ω driver 15,19,23 No mute mute mute Pin 2 Pin voltage 0 to 0.6V 1.55 to 1.75V 2.7 to 5V (Y point) Signal input mode select Composite/S Base band Component Pin 11 Pin 22 Pin voltage 0 to 1V AMP–GAIN select 6dB 2.7 to 8V (Note) 8.5dB Pin voltage 0 to 1V 2.7 to 8V (Note) Y/C-MIX Control Y/C-MIX Composite Note: Do not apply to pins 11 and 22 a voltage higher than the REG & VCC2 voltages of pins 8 and 20. * Do not use Y/C-MIX for cases other than composite/S. * For composite, the chroma signal is entered with pin 6 in C connection, the composite signal is entered with pin 3 clamped, and the Y signal is entered with pin 9 clamped. However, for S, Pin 3 has no input. For component, the B-Y/R-Y signal is entered with pins 3 and 6 clamped to pedestal and the Y signal is entered with pin 10 clamped. For base band, the RGB signal is entered with pins 3, 6, and 10 clamped. Do not use Pins 11 and 22 in the OPEN state. Pin 4 Pin 5 Pin 16 output DC 0 to 1V 0 to 1V LOW (0V) → 4:3Mode 0 to 1V 2.6 to 5V MIDDLE (2.5V) → Letter-Box mode 2.6 to 5V 0 to 1V HIGH (5V) → Squeeze mode 2.6 to 5V 2.6 to 5V Not allowed No.A0220-11/16 LA7138M Switch conditions Symbol Control voltage (Unit: V) Switch conditions VDC1 VDC2 VDC4 VDC5 VDC11 VDC22 SW1 SW2 ICC1 0 0 3.3 0 3.3 3.3 ON ON ICC2 0 0 3.3 0 3.3 3.3 ON ON ON (A) Pin 10 (Y signal) input when the composite/S is selected. GYM 0/3.3 0 * * 0 3.3 ON/OFF GYH 0/3.3 0 * * 3.3 3.3 ON/OFF ON C10H 0/3.3 0 * * 3.3 3.3 ON/OFF ON * 0 3.3 ON/OFF ON (B) Pin 6 (chorma signal) input when the composite/S is selected. GCM 0/3.3 0 * GCH 0/3.3 0 * * 3.3 3.3 ON/OFF ON C6H 0/3.3 0 * * 3.3 3.3 ON/OFF ON (C) Pin 3 (composite signal) input when the composite is selected. GSM1 0/3.3 0 * * 0 3.3 ON/OFF ON GSH1 0/3.3 0 * * 3.3 3.3 ON/OFF ON C3H 0/3.3 0 * * 3.3 3.3 ON/OFF ON (D) GAIN ratio of signals when the composite/S is selected. GSM2 0/3.3 0 * * 0 0 ON/OFF ON GSH2 0/3.3 0 * * 3.3 0 ON/OFF ON * 3.3 3.3 ON/OFF ON (E) GAIN ratio of signals when the composite is selected. ∆YC 0/3.3 0 * ∆YS1 0/3.3 0 * * 3.3 3.3 ON/OFF ON ∆CS1 0/3.3 0 * * 3.3 3.3 ON/OFF ON (F) GAIN ratio of signals when the S is selected. ∆YS2 0/3.3 0 * * 3.3 0 ON/OFF ON ∆CS2 0/3.3 0 * * 3.3 0 ON/OFF ON (G) Pin 10 (Y signal) input when the component is selected. GYM 0/3.3 3.3 * * 0 3.3 ON/OFF ON GYH 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON C10H 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON (H) Pin 6 (B-Y or R-Y signal) input when the component is selected. GNM 0/3.3 3.3 * * 0 3.3 ON/OFF ON GNH 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON P6H 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON (I) Pin 3 (B-Y or R-Y signal) input when the component is selected. GNM 0/3.3 3.3 * * 0 3.3 ON/OFF ON GNH 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON P3H 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON ON (J) GAIN ratio of signals when the component is selected. ∆Y1 0/3.3 3.3 * * 3.3 3.3 ON/OFF ∆Y2 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON ∆N 0/3.3 3.3 * * 3.3 3.3 ON/OFF ON (K) Pin 10 (RGB signal) input when the base band is selected. GBM 0/3.3 * * * 0 3.3 ON/OFF OFF GBH 0/3.3 * * * 3.3 3.3 ON/OFF OFF C10H 0/3.3 * * * 3.3 3.3 ON/OFF OFF (L) Pin 6 (RGB signal) input when the base band is selected. GBM 0/3.3 * * * 0 3.3 ON/OFF OFF GBH 0/3.3 * * * 3.3 3.3 ON/OFF OFF C6H 0/3.3 * * * 3.3 3.3 ON/OFF OFF (M) Pin 3 (RGB signal) input when the base band is selected. GBM 0/3.3 * * * 0 3.3 ON/OFF OFF GBH 0/3.3 * * * 3.3 3.3 ON/OFF OFF C3H 0/3.3 * * * 3.3 3.3 ON/OFF OFF *: Any condition Continued on next page. No.A0220-12/16 LA7138M Continued from preceding page. Control voltage (Unit: V) Symbol VDC1 VDC2 Switch conditions VDC4 VDC5 VDC11 VDC22 SW1 SW2 (N) GAIN ratio of signals when the base band is selected ∆B1 0/3.3 * * * 3.3 3.3 ON/OFF OFF ∆B2 0/3.3 * * * 3.3 3.3 ON/OFF OFF ∆B3 0/3.3 * * * 3.3 3.3 ON/OFF OFF (O) f characteristics of GAIN (common to all modes and input signals, however, except for Y/C-MIX) FY6 0/3.3 0 * * 3.3 3.3 ON/OFF ON FY10 0/3.3 0 * * 3.3 3.3 ON/OFF ON (P) DC voltage for output mute (common to all modes) V13 0 * * * 0/3.3 0/3.3 ON * V15 3.3 * * * 0/3.3 0/3.3 ON * V17 0 * * * 0/3.3 0/3.3 ON * 3.3 * * * 0/3.3 0/3.3 ON * V21 0 * * * 0/3.3 0/3.3 ON * V23 3.3 * * * O/3.3 0/3.3 ON * 0 0 0/3.3 0/3.3 * * * * V19 (Q) Output DC voltage characteristics V43 * * VLB * * 0 3.3 0/3.3 0/3.3 * VSQ *: Any condition * * 3.3 0 0/3.3 0/3.3 * Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of April, 2006. Specifications and information herein are subject to change without notice. PS No.A0220-13/13