QorIQ Communications Platforms QorIQ P5020/P5010 Processors Overview The QorIQ P5 family delivers scalable 64-bit processing with single-, dual- and quad-core devices. With frequencies scaling up to 2.0 GHz, a tightly coupled cache hierarchy for low latency and integrated hardware acceleration, the P5020 (dual-core) and P5010 (single-core) devices are ideally suited for compute intensive, powerconscious control plane applications. Target Markets and Applications QorIQ P5020/P5010 QorIQ P5020/P5010 Processors Processors The P5020 is designed for high- *Only Available on P5020 performance, power-constrained control 512 KB Backside L2 Cache plane applications and provides an ideal combination of core performance, integrated accelerators and advanced I/O required for the following compute-intensive applications: services • Data center: Server appliance, SAN 32 KB D-Cache 32 KB I-Cache Security Fuse Processor PAMU 2x USB 2.0 PAMU eSDHC SD/MMC SPI, GPIO • Aerospace and defense • Industrial computing: Single-board computers, test/measurement, robotics 1024 KB Frontside CoreNet Platform Cache 64-bit DDR2/3 Memory Controller Queue Mgr. Pattern Match Engine 2.0 Buffer Mgr. RAID 5/6 Engine Peripheral Access PAMU Management Unit PAMU Parse, Classify, Distribute 10 GE 1GE 1GE 1GE 1GE 1GE storage controller, iSCSI controller, FCoE bridging 64-bit DDR2/3 Memory Controller Frame Manager Serial Security RapidIO® 4.0 Mgr. 2x DUART 2x I2C 1024 KB Frontside CoreNet Platform Cache CoreNet Coherency Fabric Security Monitor eLBC • Enterprise equipment: Router, switch, *Only Available on P5020 Power Architecture® e5500 Core Real-Time Debug RapidIO Message Unit SATA SATA 2.0 2.0 PCIe PCIe Watchpoint Cross Trigger 2x DMA PCIe SRIO PCIe/ SRIO Perf. CoreNet Monitor Trace Aurora 18-Lane 5 GHz SerDes Core Complex (CPU, L2 and Frontside CoreNet Platform Cache) Accelerators and Memory Control Basic Peripherals and Interconnect Networking Elements P5 Family Comparison Chart P5020/P5010 CPU cores Threads Max core frequency L2 L3/Platform DDR I/F PCI Express® GbE, 10 GbE SRIO SerDes lanes Package 2x 64-bit e5500, 1x (P5010) 2/1 (single thread per core) 1.6 to 2.0 GHz 512 KB per core 2 MB (P5020)/1 MB (P5010) 2x 64-bit DDR3 (up to 1333 MT/s) 1x 64-bit DDR3 (P5010) 4x PCIe v2.0 5x 1 GbE, 1x 10 GbE 2x SRIO v2.1 (supports Type 9 and 11 messaging) 18 lanes 1295-pin 37.5 x 37.5 mm FC-PBGA P5040/P5021 4x 64-bit e5500, 2x (P5021) 4/2 (single thread per core) 1.8 to 2.4 GHz 512 KB per core 2 MB (both P5040 and P5021) 2x 64-bit DDR3 (up to 1600 MT/s) 3x PCIe v2.0 (incl. 1 x 8) 10x 1 GbE, 2x 10 GbE N/A 20 lanes 1295-pin 37.5 x 37.5 mm FC-PBGA e5500 Core • Up to 64 GB of addressable memory space The P5020 is based on the 64-bit e5500 Power Architecture® core. The e5500 core uses a seven-stage pipeline for low latency response to unpredictable code execution paths, boosting its • Hybrid 32-bit mode to support legacy software single-threaded performance. Key features: • Supports up to 2.0 GHz core frequencies • Tightly-coupled low latency cache hierarchy: 32 KB I/D (L1), 512 KB L2 per core • Up to 2 MB of shared platform cache (L3) • 3.0 DMIPS/MHz per core and seamless transition to 64-bit architecture Virtualization The P5020 includes support for hardwareassisted virtualization. The e5500 core offers an extra core privilege level (hypervisor). Virtualization software for the P5 family includes kernel-based virtual machine (KVM), Linux® containers, Freescale hypervisor and commercial virtualization software from Green Hills® Software and Enea®. DPAA Hardware Accelerators Frame manager (FMAN) 12 Gb/s classify, parse and distribute Buffer manager (BMAN) 64 buffer pools Queue manager (QMAN) Up to 224 queues Security (SEC) Pattern matching engine (PME) RapidIO® manager Supports type 9 and type 11 messaging RAID5/6 engine Calculates parity for network attached storage and direct attached storage applications P5020/P5010 Features List Two (P5020) or one (P5010) single threaded e5500 cores built on Power Architecture® technology • Up to 2.0 GHz with 64-bit ISA support (Power Architecture V2.06 compliant) • Three levels of instruction: User, supervisor, hypervisor • Hybrid 32-bit mode to support legacy software and transition to 64-bit architecture 17 Gb/s: 3 DES, AES CoreNet platform cache (CPC) • 2.0 MB configured as dual 1 MB blocks (1 MB only for P5010) 10 Gb/s aggregate Hierarchical interconnect fabric • CoreNet fabric supporting coherent and non-coherent transactions with prioritization and bandwidth allocation amongst CoreNet endpoints • QMAN fabric supporting packet-level queue management and quality of service scheduling Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving support • Up to 1333 MT/s • Memory pre-fetch engine DPAA incorporating acceleration for the following functions • • • • • SerDes • 18 lanes at up to 5 Gb/s • Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA Ethernet interfaces • One 10 Gb/s Ethernet MACs • 5x 1 Gb/s Ethernet MACs High-speed peripheral interfaces • Four PCI Express 2.0 controllers •Two Serial RapidIO® controllers/ports (sRIO port) v1.3-compliant with features of v2.1 • Two serial ATA (SATA 2.0) controllers Additional peripheral interfaces • • • • • • DMA • Dual four channel RAID5/6 offload. Support for hardware virtualization and partitioning enforcement • Extra privileged level for hypervisor support System Peripherals and Networking QorIQ trust architecture 1.1 • Secure boot, secure debug, tamper detection, volatile key storage Data Path Acceleration Architecture (DPAA) The P5020 integrates QorIQ DPAA, an innovative multicore infrastructure for scheduling work to cores (physical and virtual), hardware accelerators and network interfaces. The FMAN, a primary element of the DPAA, parses headers from incoming packets and classifies and selects data buffers with optional policing and congestion management. The FMAN passes its work to the QMAN, which assigns it to cores or accelerators with a multilevel scheduling hierarchy. The P5020 also offers accelerators for cryptography, enhanced regular expression pattern matching and Packet parsing, classification and distribution (FMAN) QMAN for scheduling, packet sequencing and congestion management Hardware BMAN for buffer allocation and de-allocation Cryptography acceleration (SEC 4.2) at up to 40 Gb/s RegEx pattern matching acceleration (PME 2.1) at up to 10 Gb/s Two Full-Speed USB 2.0 controllers with integrated PHY Enhanced secure digital host controller (SD/MMC/eMMC) Enhanced serial peripheral interface Four I2C controllers Four UARTs Integrated flash controller supporting NAND and NOR flash For networking, the FMAN supports one 10 Gb/s and 5x 1 Gb/s MAC controllers that connect to PHYs, switches and backplanes over RGMII, SGMII and XAUI. High-speed system expansion is supported through four PCI Express® v2.0 controllers that support a variety of lane widths. Other peripherals include SATA, SD/MMC, I2C, UART, SPI, NOR/NAND Software and Tool Support • Enea: Real-time operating system support and virtualization software • Green Hills: Comprehensive portfolio of software and hardware development tools, trace tools, real-time operating systems and virtualization software • Mentor Graphics®: Commercial-grade Linux solution •QNX®: Real-time OS and development tool support • QorIQ P5020 development system (P5020DS-PB) controller, GPIO and dual 1333 MT/s DDR3/3L controllers. For more information, please visit freescale.com/QorIQ Freescale, the Freescale logo and QorIQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm Off. CoreNet is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2012, 2013 Freescale Semiconductor,Inc. Document Number: QP5020FS REV 4