PERICOM PI74FCT162646T

PI74FCT16646T
PI74FCT162646T
PI74FCT162H646T
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Fast CMOS 16-Bit
Registered Transceivers
Product Features
Product Description
Common Features:
• PI74FCT16646T, PI74FCT162646T, and PI74FCT162H646 are
high-speed, low power devices with high current drive
• VCC = 5V ± 10%
• Hysteresis on all inputs
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 173 mil wide plastic TVSOP (JEDEC TSSOP K)
– 56-pin 300 mil wide plastic SSOP (V)
PI74FCT16646T Features:
• High output drive: IOH = –32mA; IOL = 64mA
• Power off disable outputs permit “live insertion”
• Typical VOLP (Output Ground Bounce)
< 1.0V at VCC = 5V, TA = 25°C
PI74FCT162646T Features:
• Balanced output drivers: ±24mA
• Reduced system switching noise
• Typical VOLP (Output Ground Bounce)
< 0.6V at VCC = 5V, TA = 25°C
PI74FCT162H646T Features:
• Bus Hold retains last active bus state during Three-state
• Eliminates the need for external pull-up resistors
Pericom Semiconductor’s PI74FCT series of logic circuits are
pro duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16646T, PI74FCT162646T, and PI74FCT162H646
are 16-bit registered transceivers organized as two independent
8-bit bus transceivers designed with 3-state D-type flip-flops and
control circuitry arranged for multiplexed transmission of data
directly from the data bus or from the internal storage registers. Each
8-bit transceiver utilizes the enable control (xOE) and direction pins
(xDIR) to control the transceiver functions. The Select (xSAB and
xSBA) control pins are used to select either real-time or stored data
transfer. The circuitry used for select control will eliminate the
typical decoding glitch that occurs in a multiplexer during the
transition between real-time and stored data. A low input level
selects real-time data and a high selects stored data.
The PI74FCT16646T output buffers are designed with a Power-Off
disable allowing “live insertion” of boards when used as backplane
drivers.
The PI74FCT162646T has ±24mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H646T has “Bus Hold” which retains the input’s
last state whenever the input goes to high-impedance preventing
“floating” inputs and eliminating the need for pull-up/down resistors.
Logic Block Diagram
1OE
2OE
1DIR
2DIR
1CLKBA
2CLKBA
1CLKAB
2CLKAB
1SBA
2SBA
1SAB
1A0
2SAB
A REG
D
C
B REG
D
B REG
D
C
C
1B0
TO 7 OTHER CHANNELS
2A0
A REG
D
C
2B0
TO 7 OTHER CHANNELS
1
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Truth Table
Function/Operation
Isolation
Store A and B Data
Real Time B Data to A Bus
Stored B Data to A Bus
Real Time A Data to B Bus
Stored A Data to B Bus
xOE
H
H
L
L
L
L
XDIR
X
X
L
L
H
H
Inputs
XCLKAB
XCLKBA
H or L
H or L
↑
↑
X
X
X
H or L
X
X
H or L
X
XSAB
XSBA
X
X
X
X
L
H
X
X
L
H
X
X
DATA I/O(2)
XAX
XBX
Input
Input
Output
Input
Input
Output
Notes:
1.The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs.
Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
2. Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered to load both registers.
H = High Voltage Level; L = Low Voltage Level; X = Don’t Care; ↑ = LOW-to-HIGH transition
Product Pin Description
Product Pin Configuration
1DIR
1CLKAB
1SAB
GND
1A0
1A1
VCC
1A2
1A3
1A4
GND
1A5
1A6
1A7
2A0
2A1
2A2
GND
2A3
2A4
2A5
VCC
2A6
2A7
GND
2SAB
2CLKAB
2DIR
1
56
2
55
3
54
4
53
5
52
6
51
7
50
8
49
9
48
10 56-PIN 47
V56
11
46
A56
12
45
K56
13
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
25
26
27
28
32
31
30
29
Pin Name
xAx(1)
1OE
1CLKBA
1SBA
xBx(1)
GND
1B0
xCLKAB, xCLKBA
SAB, SBA
xDIR, xOE
GND
VCC
1B1
VCC
1B2
1B3
1B4
GND
Description
Data Register A Inputs
Data Register B Outputs
Data Register B Inputs
Data Register A Outputs
Clock Pulse Inputs
Output Data Source Select Inputs
Output Enable Inputs
Ground
Power
Note: 1.For the PI74FCT162H646T, these pins have
“Bus Hold.” All other pins are standard, outputs, or I/Os.
1B5
1B6
1B7
2B0
2B1
2B2
GND
2B3
2B4
2B5
VCC
2B6
2B7
GND
2SBA
2CLKBA
2OE
2
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
REAL-TIME TRANSFER
BUS A TO B
REAL-TIME TRANSFER
BUS B TO A
xDIR xOE
L
L
BUS
BUS
BUS
BUS
A
B
A
B
xCLKAB
X
xCLKBA
X
xSAB
X
xSBA
L
xDIR xOE
H
L
STORAGE FROM
A AND/OR B
xDIR xOE
H
L
L
L
X
H
xCLKAB
X
xCLKBA
X
BUS
BUS
BUS
A
B
A
B
X
xCLKBA
X
xSBA
X
TRANSFER STORES
DATA TO A AND/OR B
BUS
xCLKAB
xSAB
L
xSAB
X
X
X
xSBA
X
X
X
xDIR xOE
L
L
H
L
3
xCLKAB
X
H or L
xCLKBA
H or L
X
xSAB
X
H
xSBA
H
X
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ................................................................. –65°C to +150°C
Ambient Temperature with Power Applied ................................ –40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .......... –0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ....... –0.5V to +7.0V
DC Input Voltage ......................................................................... –0.5V to +7.0V
DC Output Current .................................................................................... 120mA
Power Dissipation ......................................................................................... 1.0W
Note:
Stresses greater than those listed under
MAXIMUM RATINGS may cause permanent
damage to the device. This is a stress rating only
and functional operation of the device at these
or any other conditions above those indicated in
the operational sections of this specification is
not implied. Exposure to absolute maximum
rating conditions for extended periods may
affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 5.0V ± 10%)
Test Conditions(1)
Parameters Description
VIH
VIL
IIH
IIH
IIH
IIH
IIL
IIL
IIL
IIL
IBHH
IBHL
IOZH(5)
IOZL(5)
VIK
IOS
IO
VH
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input HIGH Current
Input HIGH Current
Input HIGH Current
Input LOW Current
Input LOW Current
Input LOW Current
Input LOW Current
Bus Hold
Sustain Current
High-Impedance
Output Current
(3-STATE OUTPUTS)
Clamp Diode Voltage
Short Circuit Current
Output Drive Current
Input Hysteresis
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
Standard Input, VCC = Max.
Standard I/O, VCC = Max.
Bus Hold Input(4), VCC = Max.
Bus Hold I/O(4), VCC = Max.
Standard Input, VCC = Min.
Standard I/O, VCC = Min.
Bus Hold Input(4), VCC = Min.
Bus Hold I/O(4), VCC = Min.
Bus Hold Input(4), VCC = Min.
VCC = Max.
VCC = Max.
VCC = Min., IIN = –18mA
VCC = Max.(3), VOUT = GND
VCC = Max.(3), VOUT = 2.5V
Min.
Typ.(2)
Max.
Units
0.8
1
1
±100
±100
–1
–1
±100
±100
V
V
µA
µA
µA
µA
µA
µA
µA
µA
µA
1
–1
µA
µA
–1.2
–200
–180
V
mA
mA
mV
2.0
VIN = VCC
VIN = VCC
VIN = VCC
VIN = VCC
VIN = GND
VIN = GND
VIN = GND
VIN = GND
VIN = 2.0V
VIN = 0.8V
VOUT = 2.7V
VOUT = 0.5V
–50
+50
–80
–50
–0.7
–140
100
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.
4
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT16646T Output Drive Characteristics (Over the Operating Range)
Test Conditions(1)
Parameters Description
VOH
Output HIGH Voltage
VCC = Min., VIN = VIH or VIL
VOL
IOFF
Output LOW Voltage
Power Down Disable
VCC = Min., VIN = VIH or VIL
VCC = 0V, VIN or VOUT ≤ 4.5V
IOH = –3.0mA
IOH = –15.0mA
IOH = –32.0mA
IOL = 64mA
Min.
Typ.(2)
2.5
2.4
2.0
3.5
3.5
3.0
0.2
—
0.55
±100
V
µA
Min.
Typ.(2)
Max.
Units
2.4
3.3
0.3
115
–115
0.55
150
–150
V
V
mA
mA
—
Max.
Units
V
PI74FCT162646T/162H646T Output Drive Characteristics (Over the Operating Range)
Test Conditions(1)
Parameters Description
VOH
VOL
IODL
IODH
Output HIGH Voltage
Output LOW Voltage
Output LOW Current
Output HIGH Current
VCC = Min., VIN = VIH or VIL
IOH = –24.0mA
VCC = Min., VIN = VIH or VIL
IOL = 24mA
VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V(3)
VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V(3)
60
–60
Capacitance (TA = 25°C, f = 1 MHz)
Parameters(4)
CIN
COUT
Description
Test Conditions
Input Capacitance
Output Capacitance
VIN = 0V
VOUT = 0V
Typ.
Max.
Units
4.5
5.5
6
8
pF
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
5
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Parameters Description
Test Conditions(1)
Min.
Typ.(2)
Max.
Units
ICC
Quiescent Power
Supply Current
VCC = Max.
VIN = GND or VCC
0.12
500
µA
∆ICC
Supply Current per
Input @ TTL HIGH
VCC = Max.
VIN = 3.4V(3)
0.5
1.5
mA
ICCD
Supply Current per
Input per MHz(4)
VCC = Max., Outputs Open VIN = VCC
xDIR = xOE = GND
VIN = GND
One Bit Toggling
50% Duty Cycle
75
120
µA/
MHz
IC
Total Power Supply
Current(6)
VCC = Max.,
Outputs Open
fCP = 10 MHZ (XCLKBA)
50% Duty Cycle
xDIR = xOE = GND
One Bit Toggling
fI = 5 MHZ
50% Duty Cycle
VIN = VCC
VIN = GND
0.8
1.7(5)
mA
VIN = 3.4V
VIN = GND
1.3
3.2(5)
VCC = Max.,
Outputs Open
fCP = 10 MHZ (XCLKBA)
50% Duty Cycle
xDIR = xOE = GND
16 Bits Toggling
fI = 2.5 MHZ
50% Duty Cycle
VIN = VCC
VIN = GND
3.8
6.5(5)
VIN = 3.4
VIN = GND
8.3
20.0(5)
Notes:
1. For Max. or Min. conditions use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC =IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ∆ICC DHNT + ICCD (fCP/2 + fINI)
ICC = Quiescent Current
∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fI = Input Frequency
NI = Number of Inputs at fI
All currents are in milliamps and all frequencies are in megahertz.
6
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT16646T Switching Characteristics over Operating Range
Parameters
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tPLH
tPHL
tPLH
tPHL
tSU
tH
tW
tSK(o)
Description
Conditions
Propagation Delay
Bus to Bus
Output Enable Time
xDIR or xOE to Bus
Output Disable Time(3)
xDIR or xOE to Bus
Propagation Delay
Clock to Bus
Propagation Delay
xSBA or xSAB to Bus
Setup Time HIGH or
LOW, BUS to Clock
Hold Time HIGH or
LOW, Bus to Clock
Clock Pulse Width
HIGH or LOW(3)
Output Skew(4)
CL = 50 pF
RL = 500Ω
(1)
16646T
16646AT
16646CT
16646DT
16646ET
Com.
Com.
Com.
Com.
Com.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
2.0
9.0
2.0
6.3
1.5
5.4
1.5
4.4
1.5
3.8
ns
2.0
14.0
2.0
9.8
1.5
7.8
1.5
5.0
1.5
4.8
ns
2.0
9.0
2.0
6.3
1.5
6.3
1.5
4.3
1.5
4.0
ns
2.0
9.0
2.0
6.3
1.5
5.7
1.5
4.4
1.5
3.8
ns
2.0
11.0
2.0
7.7
1.5
6.2
1.5
5.0
1.5
4.2
ns
4.0
—
2.0
—
2.0
—
2.0
—
2.0
—
ns
2.0
—
1.5
—
1.5
—
1.0
—
0.0
—
ns
6.0
—
5.0
—
5.0
—
3.0
—
3.0
—
ns
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
ns
PI74FCT162646T Switching Characteristics over Operating Range
Parameters
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tPLH
tPHL
tPLH
tPHL
tSU
tH
tW
tSK(o)
Description
Conditions
Propagation Delay
Bus to Bus
Output Enable Time
xDIR or xOE to Bus
Output Disable Time(3)
xDIR or xOE to Bus
Propagation Delay
Clock to Bus
Propagation Delay
xSBA or xSAB to Bus
Setup Time HIGH or
LOW, BUS to Clock
Hold Time HIGH or
LOW, Bus to Clock
Clock Pulse Width
HIGH or LOW(3)
Output Skew(4)
CL = 50 pF
RL = 500Ω
(1)
162646T
162646AT
162646CT
162646DT
162646ET
Com.
Com.
Com.
Com.
Com.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
2.0
9.0
2.0
6.3
1.5
5.4
1.5
4.4
1.5
3.8
ns
2.0
14.0
2.0
9.8
1.5
7.8
1.5
5.0
1.5
4.8
ns
2.0
9.0
2.0
6.3
1.5
6.3
1.5
4.3
1.5
4.0
ns
2.0
9.0
2.0
6.3
1.5
5.7
1.5
4.4
1.5
3.8
ns
2.0
11.0
2.0
7.7
1.5
6.2
1.5
5.0
1.5
4.2
ns
4.0
—
2.0
—
2.0
—
2.0
—
2.0
—
ns
2.0
—
1.5
—
1.5
—
1.0
—
0.0
—
ns
6.0
—
5.0
—
5.0
—
3.0
—
3.0
—
ns
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
ns
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
7
PS2039B
02/24/99
PI74FCT16646T/162646T/162H646T
16-Bit Registered Transceivers
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT162H646T Switching Characteristics over Operating Range
162H646T
Com.
Parameters
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tPLH
tPHL
tPLH
tPHL
tSU
tH
tW
tSK(o)
Description
Conditions
Propagation Delay
Bus to Bus
Output Enable Time
xDIR or xOE to Bus
Output Disable Time(3)
xDIR or xOE to Bus
Propagation Delay
Clock to Bus
Propagation Delay
xSBA or xSAB to Bus
Setup Time HIGH or
LOW, BUS to Clock
Hold Time HIGH or
LOW, Bus to Clock
Clock Pulse Width
HIGH or LOW(3)
Output Skew(4)
CL = 50 pF
RL = 500Ω
(1)
162H646AT 162H646CT 162H646DT 162H646ET
Com.
Com.
Com.
Com.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
2.0
9.0
2.0
6.3
1.5
5.4
1.5
4.4
1.5
3.8
ns
2.0
14.0
2.0
9.8
1.5
7.8
1.5
5.0
1.5
4.8
ns
2.0
9.0
2.0
6.3
1.5
6.3
1.5
4.3
1.5
4.0
ns
2.0
9.0
2.0
6.3
1.5
5.7
1.5
4.4
1.5
3.8
ns
2.0
11.0
2.0
7.7
1.5
6.2
1.5
5.0
1.5
4.2
ns
4.0
—
2.0
—
2.0
—
2.0
—
2.0
—
ns
2.0
—
1.5
—
1.5
—
1.0
—
0.0
—
ns
6.0
—
5.0
—
5.0
—
3.0
—
3.0
—
ns
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
ns
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
8
PS2039B
02/24/99