SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 DEVICE A OUTPUT B OUTPUT LOGIC SN74ALS651A, ’AS651 3-State 3-State Inverting SN54ALS652, SN74ALS652A, ’AS652 3-State 3-State SN54ALS’, SN54AS’ . . . JT PACKAGE SN74ALS’, SN74AS’ . . . DW OR NT PACKAGE (TOP VIEW) CLKAB SAB OEAB A1 A2 A3 A4 A5 A6 A7 A8 GND True ’ALS653 Open Collector 3-State Inverting SN74ALS654 Open Collector 3-State True 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC CLKBA SBA OEBA B1 B2 B3 B4 B5 B6 B7 B8 SN54ALS’, SN54AS’ . . . FK PACKAGE (TOP VIEW) description These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers OEAB SAB CLKAB NC VCC CLKBA SAB D D D Bus Transceivers/Registers Independent Registers and Enables for A and B Buses Multiplexed Real-Time and Stored Data Choice of True or Inverting Data Paths Choice of 3-State or Open-Collector Outputs to A Bus A1 A2 A3 NC A4 A5 A6 5 4 3 2 1 28 27 26 25 6 24 7 23 8 22 9 21 10 20 11 19 12 13 14 15 16 17 18 OEBA B1 B2 NC B3 B4 B5 A7 A8 GND NC B8 B7 B6 D D NC – No internal connection Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state. The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the recommended maximum IOL for the -1 versions is increased to 48 mA. There are no -1 versions of the SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2000, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 ORDERING INFORMATION TA ORDERABLE PART NUMBER PACKAGE† PDIP – NT 0°C to 70°C SOIC – DW CDIP – JT Tube SN74ALS651ANT SN74ALS652ANT SN74ALS652ANT SN74ALS653NT SN74ALS653NT SN74ALS654NT SN74ALS654NT SN74AS651NT SN74AS651NT SN74AS652NT SN74AS652NT SN74ALS651ADW Tape and reel SN74ALS651ADWR Tube SN74ALS652ADW Tape and reel SN74ALS652ADWR Tube SN74ALS653DW Tape and reel SN74ALS653DWR Tube SN74ALS654DW Tape and reel SN74ALS654DWR Tube SN74AS651DW Tape and reel SN74AS651DWR Tube SN74AS652DW Tape and reel SN74AS652DWR –55°C 55°C to 125°C LCCC – FK SN74ALS651ANT Tube Tube Tube TOP-SIDE MARKING ALS651A ALS652A ALS653 ALS654 AS651 AS652 SNJ54ALS652JT SNJ54ALS652JT SNJ54ALS653JT SNJ54ALS653JT SNJ54AS651JT SNJ54AS651JT SNJ54AS652JT SNJ54AS652JT SNJ54ALS652FK SNJ54ALS652FK SNJ54ALS653FK SNJ54ALS653FK SNJ54AS651FK SNJ54AS651FK SNJ54AS652FK SNJ54AS652FK † Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 3 21 OEAB OEBA L L 1 23 2 CLKAB CLKBA SAB X X X BUS B BUS A BUS A BUS B SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 22 SBA L 3 21 OEAB OEBA H H 21 OEBA H X H 1 23 2 CLKAB CLKBA SAB ↑ X ↑ X ↑ ↑ X X X 2 SAB L 22 SBA X BUS B BUS A BUS A 3 OEAB X L L 23 CLKBA X REAL-TIME TRANSFER BUS A TO BUS B BUS B REAL-TIME TRANSFER BUS B TO BUS A 1 CLKAB X 22 3 21 1 23 2 22 SBA OEAB H OEBA L CLKAB CLKBA SAB SBA H or L H or L H H X X X STORAGE FROM A, B, OR A AND B TRANSFER STORED DATA TO A AND/OR B Pin numbers shown are for the DW, JT, and NT packages. Figure 1. Bus-Management Functions POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 Function Tables SN54ALS653, SN54AS651, SN74ALS651A, SN74ALS653, SN74AS651 DATA I/O† INPUTS OEAB OEBA CLKAB CLKBA SAB L H H or L H or L X L H ↑ ↑ X X H ↑ H or L H H ↑ ↑ X X‡ L X H or L ↑ X L L ↑ ↑ L L X SBA OPERATION OR FUNCTION A1– A8 B1– B8 X Input Input Isolation X Input Input Store A and B data X Input Unspecified‡ Store A, hold B X Input Output Store A in both registers Unspecified‡ Input Hold A, store B X X X‡ Output Input Store B in both registers X X L Output Input Real-time B data to A bus L L X H or L X H Output Input Stored B data to A bus H H X X L X Input Output Real-time A data to B bus H H H or L X H X Input Output Stored A data to B bus Output Stored A data to B bus and stored B data to A bus H L H or L H or L H H Output † The data output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs. ‡ Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered to load both registers. SN54ALS652, SN54AS652, SN74ALS652A, SN74ALS654, SN74AS652 DATA I/O† INPUTS OEAB OEBA CLKAB CLKBA SAB SBA L H H or L H or L X L H ↑ ↑ X X H ↑ H or L H H ↑ ↑ X X‡ L X H or L ↑ X L L ↑ ↑ X X X‡ L L X X X L L L X H or L X H H H X X L H H H or L X H H L H or L H or L H H OPERATION OR FUNCTION A1– A8 B1– B8 X Input Input Isolation X Input Input Store A and B data X Input Unspecified‡ Store A, hold B X Input Unspecified‡ Output Store A in both registers Input Hold A, store B Output Input Store B in both registers Output Input Real-time B data to A bus Output Input Stored B data to A bus X Input Output Real-time A data to B bus X Input Output Stored A data to B bus Output Output Stored A data to B bus and stored B data to A bus † The data output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs. ‡ Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered to load both registers. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 logic symbols† SN54AS651, SN74ALS651A, SN74AS651 OEBA OEAB CLKBA SBA CLKAB SAB A1 21 3 23 22 1 EN1 [BA] OEBA EN2 [AB] OEAB 2 C6 G7 4 ≥1 A4 A5 A6 A7 A8 SBA CLKAB SAB 5 1 20 4D B1 A1 5 1 7 1 A3 CLKBA C4 G5 6D A2 SN54ALS652, SN54AS652, SN74ALS652A, SN74AS652 ≥1 21 3 23 22 1 OEAB C6 G7 4 ≥1 7 6 18 7 17 8 16 9 15 10 14 11 13 A2 B3 A3 B4 A4 B5 A5 B6 A6 B7 A7 B8 A8 CLKBA SBA CLKAB SAB A1 23 22 1 OEBA EN2 [AB] OEAB 4 ≥1 A4 A5 A6 A7 A8 SAB 5 4D 20 B1 A1 5 1 7 1 A3 SBA CLKAB 1 6D A2 CLKBA C4 G5 C6 G7 ≥1 20 B1 ≥1 2 7 5 19 6 18 7 17 8 16 9 15 10 14 11 13 B2 B3 B4 B5 B6 B7 B8 SN74ALS654 EN1 [BA] 2 4D 5 1 7 1 B2 5 1 2 19 3 C4 G5 6D 5 21 EN2 [AB] 2 SN54ALS653, SN74ALS653 OEBA EN1 [BA] 21 3 23 22 1 EN1 [BA] EN2 [AB] C4 G5 2 C6 G7 4 ≥1 1 7 1 19 6 18 7 17 8 16 9 15 10 14 11 13 B2 A2 B3 A3 B4 A4 B5 A5 B6 A6 B7 B8 A7 A8 4D 20 B1 5 1 6D 2 7 5 5 ≥1 2 7 5 19 6 18 7 17 8 16 9 15 10 14 11 13 B2 B3 B4 B5 B6 B7 B8 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 logic diagrams (positive logic) OEBA OEAB CLKBA SBA CLKAB SAB 21 SN54ALS653, SN54AS651, SN74ALS651A, SN74ALS653, SN74AS651 3 23 22 1 2 One of Eight Channels 1D C1 A1 4 20 1D B1 C1 To Seven Other Channels OEBA OEAB CLKBA SBA CLKAB SAB 21 3 SN54ALS652, SN54AS652, SN74ALS652A, SN74ALS654, SN74AS652 23 22 1 2 One of Eight Channels 1D C1 A1 4 20 1D C1 To Seven Other Channels Pin numbers shown are for the DW, JT, and NT packages. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 B1 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V I / O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V Package thermal impedance, θJA (see Note 1): DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46°C/W NT package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51. recommended operating conditions SN74ALS651A MIN NOM MAX 4.5 5 5.5 UNIT VCC VIH Supply voltage VIL IOH Low-level input voltage 0.8 V High-level output current –15 mA High-level input voltage 2 V V 24 IOL Low level output current Low-level fclock Clock frequency tw Pulse duration tsu th Setup time before CLKAB↑ or CLKBA↑ A or B 10 Hold time after CLKAB↑ or CLKBA↑ A or B 0 48‡ 0 CLKBA or CLKAB high 12.5 CLKBA or CLKAB low 12.5 TA Operating free-air temperature ‡ Applies only to the SN74ALS651A-1 and only if VCC is maintained between 4.75 V and 5.25 V 40 mA MHz ns ns ns 0 70 °C recommended operating conditions SN54ALS652 VCC VIH Supply voltage VIL IOH Low-level input voltage High-level input voltage NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 2 High-level output current IOL Low level output current Low-level fclock Clock frequency SN74ALS652A MIN 2 V V 0.7 0.8 V – 12 –15 mA 12 24 48‡ 0 UNIT 35 0 CLKBA or CLKAB high 14.5 12.5 CLKBA or CLKAB low 14.5 12.5 40 mA MHz tw Pulse duration tsu th Setup time before CLKAB↑ or CLKBA↑ A or B 15 10 ns Hold time after CLKAB↑ or CLKBA↑ A or B 5 0 ns TA Operating free-air temperature – 55 ‡ Applies only to the SN74ALS652A-1 and only if VCC is maintained between 4.75 V and 5.25 V POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 125 0 ns 70 °C 7 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VIK SN74ALS651A TYP† MAX MIN VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 0.4 mA 5V VCC = 4 4.5 IOH = – 3 mA IOH = – 15 mA VCC = 4 4.5 5V IOL = 12 mA IOL = 24 mA 0.25 0.4 0.35 0.5 VCC = 4.75 V, VCC = 5.5 V, IOL = 48 mA (-1 versions) VI = 7 V 0.35 0.5 Control inputs A or B ports VCC = 5.5 V, VI = 5.5 V VCC = 5.5 5 5 V, V VI = 2.7 27V VCC = 5.5 5 5 V, V VI = 0.4 04V VCC = 5.5 V, VO = 2.25 V VOH VOL II TEST CONDITIONS – 1.2 VCC – 2 2.4 A or B ports‡ 2 0.1 0.1 20 20 Control inputs IIL IO§ ICC A or B ports‡ V V 3.2 Control inputs IIH UNIT V mA µA A – 0.2 VCC = 5.5 V – 0.2 – 30 – 112 Outputs high 42 68 Outputs low 52 82 Outputs disabled 52 82 mA mA mA † All typical values are at VCC = 5 V, TA = 25°C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VIK VOH VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 0.4 mA VCC = 4.5 V IOH = – 3 mA IOH = – 12 mA VCC = 4 4.5 5V VOL MIN A or B ports VCC = 5.5 V, VI = 7 V VI = 5.5 V 3.2 VCC = 5.5 5 5 V, V VI = 2.7 27V 5 5 V, V VCC = 5.5 04V VI = 0.4 IO§ VCC = 5.5 V, VO = 2.25 V ICC VCC = 5.5 V A or B ports‡ UNIT V V 2 0.25 Control inputs IIL 3.2 2 Control inputs A or B ports‡ – 1.2 VCC – 2 2.4 0.4 IOL = 24 mA IOL = 48 mA (-1 versions) Control inputs IIH SN74ALS652A TYP† MAX MIN – 1.2 VCC – 2 2.4 IOH = – 15 mA IOL = 12 mA VCC = 4.75 V, VCC = 5.5 V, II SN54ALS652 TYP† MAX TEST CONDITIONS – 20 0.25 0.4 0.35 0.5 0.35 0.5 0.1 0.1 0.1 0.1 20 20 20 20 – 0.2 – 0.2 – 0.2 – 0.2 – 112 – 30 – 112 Outputs high 47 76 47 76 Outputs low 55 88 55 88 Outputs disabled 55 88 55 88 V mA µA A mA mA mA † All typical values are at VCC = 5 V, TA = 25°C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX† UNIT SN74ALS651A MIN fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ CLKBA or CLKAB A or B A or B B or A SBA or SAB‡ (with A or B high) A or B SBA or SAB‡ (with A or B low) A or B OEBA A OEBA A OEAB B POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MHz 8 32 5 17 2 18 2 10 8 38 6 21 8 25 7 21 3 20 5 18 2 9 3 12 3 22 6 21 2 OEAB B tPLZ 2 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. 10 MAX 40 12 14 ns ns ns ns ns ns ns ns SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX† SN54ALS652 MIN fmax tPLH MAX 35 UNIT SN74ALS652A MIN MAX 40 MHz 10 35 8 30 5 20 5 17 5 20 4 18 3 15 3 12 15 40 8 35 6 23 6 20 8 30 8 25 5 24 5 20 3 20 3 17 5 22 5 18 1 12 1 10 2 20 2 16 8 25 3 22 6 21 5 18 1 12 1 OEAB B tPLZ 2 21 2 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. 10 tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ CLKBA or CLKAB A or B A or B B or A SBA or SAB‡ (with A or B high) A or B SBA or SAB‡ (with A or B low) A or B OEBA A OEBA A OEAB B POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 16 ns ns ns ns ns ns ns ns 11 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V I / O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V Package thermal impedance, θJA (see Note 1): DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46°C/W NT package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51. recommended operating conditions SN54ALS653 SN74ALS653 MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 UNIT VCC VIH Supply voltage VIL VOH Low-level input voltage High-level output voltage A ports 5.5 5.5 V IOH IOL High-level output current B ports – 12 – 15 mA fclock Clock frequency tw Pulse duration tsu th TA Operating free-air temperature High-level input voltage 2 2 V 0.7 Low-level output current 0.8 12 0 25 V 0 V 24 mA 35 MHz CLKBA or CLKAB high 20 14.5 CLKBA or CLKAB low 20 14.5 Setup time before CLKAB↑ or CLKBA↑ A or B 15 10 ns Hold time after CLKAB↑ or CLKBA↑ A or B 5 0 ns – 55 125 ns 0 70 °C recommended operating conditions SN74ALS654 MIN NOM MAX 4.5 5 5.5 UNIT VCC VIH Supply voltage VIL VOH Low-level input voltage High-level output voltage A ports 5.5 V IOH IOL High-level output current B ports – 15 mA fclock Clock frequency tw Pulse duration tsu th Setup time before CLKAB↑ or CLKBA↑ A or B 10 Hold time after CLKAB↑ or CLKBA↑ A or B 0 TA Operating free-air temperature 12 High-level input voltage 2 V 0.8 Low-level output current 0 CLKBA or CLKAB high 14.5 CLKBA or CLKAB low 14.5 0 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 V V 24 mA 35 MHz ns ns ns 70 °C SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VIK VOH B ports VOL II TEST CONDITIONS VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 0.4 mA VCC = 4.5 V IOH = – 3 mA IOH = – 12 mA VCC = 4 4.5 5V Control inputs A or B ports VCC = 5.5 V, VCC = 5.5 V, SN54ALS653 TYP† MAX MIN –1.2 VCC – 2 2.4 IOH IO§ ICC 0.25 0.4 0.35 0.5 0.1 0.1 0.1 0.1 20 20 20 20 – 0.2 – 0.2 – 0.2 – 0.2 VI = 0.4 04V A ports VCC = 4.5 V, VOH = 5.5 V B ports VCC = 5.5 V, VO = 2.25 V VCC = 5.5 V 0.4 VI = 5.5 V VCC = 5.5 5 5 V, V A or B ports‡ V V IOL = 24 mA VI = 7 V VI = 2.7 27V UNIT 2 0.25 Control inputs IIL 3.2 2 IOH = – 15 mA IOL = 12 mA VCC = 5.5 5 5 V, V A or B ports‡ –1.2 VCC – 2 2.4 3.2 Control inputs IIH SN74ALS653 TYP† MAX MIN 0.1 – 20 – 112 – 30 V mA µA A mA 0.1 mA – 112 mA Outputs high 47 76 47 76 Outputs low 55 88 55 88 Outputs disabled 55 88 55 88 mA † All typical values are at VCC = 5 V, TA = 25°C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VIK VOH B ports VOL II Control inputs A or B ports TEST CONDITIONS VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 0.4 mA 5V VCC = 4 4.5 IOH = – 3 mA IOH = – 15 mA VCC = 4 4.5 5V IOL = 12 mA IOL = 24 mA VCC = 5.5 V, VCC = 5.5 V, VI = 7 V VI = 5.5 V IIH Control inputs A or B ports‡ VCC = 5 5.5 5V V, VI = 2 2.7 7V IIL Control inputs A or B ports‡ VCC = 5 5.5 5V V, VI = 0 0.4 4V VCC = 4.5 V, VCC = 5.5 V, VOH = 5.5 V VO = 2.25 V IOH IO§ ICC A ports B ports VCC = 5.5 V SN74ALS654 TYP† MAX MIN – 1.2 VCC – 2 2.4 UNIT V V 3.2 2 0.25 0.4 0.35 0.5 0.1 0.1 20 20 – 0.2 – 0.2 – 30 V mA µA mA 0.1 mA – 112 mA Outputs high 47 76 Outputs low 55 88 Outputs disabled 55 88 mA † All typical values are at VCC = 5 V, TA = 25°C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. 14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 680 Ω (A outputs), R1 = R2 = 500 Ω (B outputs), TA = MIN to MAX† SN54ALS653 MIN fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ SN74ALS653 MAX 25 CLKBA A CLKAB B A B B A SBA‡ (with B high) A SBA‡ (with B low) A SAB‡ (with A high) B SAB‡ (with A low) B OEBA A OEAB B • DALLAS, TEXAS 75265 MIN MAX 35 MHz 16 71 16 64 6 24 6 22 10 35 10 30 5 20 5 17 5 20 5 18 1.5 18 2 15 8 63 12 56 2 18 2 15 12 68 19 62 5 27 5 25 12 68 19 62 5 27 5 25 8 30 15 35 6 25 6 22 12 40 8 25 6 25 6 22 6 35 6 30 6 27 6 24 7 25 8 22 6 25 6 22 1 14 2 16 1 16 OEAB B tPLZ 2 21 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. POST OFFICE BOX 655303 UNIT ns ns ns ns ns ns ns ns ns ns ns 15 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 680 Ω (A outputs), R1 = R2 = 500 Ω (B outputs), TA = MIN to MAX† SN74ALS654 MIN fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ MAX 35 CLKBA A CLKAB B A B B A SBA‡ (with B low) A SBA‡ (with B high) A SAB‡ (with A low) B SAB‡ (with A high) B OEBA A OEAB B POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MHz 16 64 6 22 10 30 5 17 5 18 2 15 12 56 2 21 19 62 5 25 19 62 5 25 15 35 6 22 8 25 6 22 6 30 6 24 6 22 6 22 1 OEAB B tPLZ 2 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. 16 UNIT 14 16 ns ns ns ns ns ns ns ns ns ns ns SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V I / O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V Package thermal impedance, θJA (see Note 1): DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46°C/W NT package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51. recommended operating conditions SN54AS651 SN54AS652 SN74AS651 SN74AS652 UNIT MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 VCC VIH Supply voltage VIL IOH Low-level input voltage 0.8 0.8 V High-level output current –12 –15 mA IOL fclock Low-level output current tw Pulse duration tsu th High-level input voltage 2 2 32 Clock frequency 0* 75* 0 CLKBA or CLKAB high 6* 5 CLKBA or CLKAB low 7* 6 Setup time before CLKAB↑ or CLKBA↑ A or B 7* 6 Hold time after CLKAB↑ or CLKBA A or B 0* 0 TA Operating free-air temperature – 55 125 0 * On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 V V 48 mA 90 MHz ns ns ns 70 °C 17 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER SN54AS651 SN54AS652 TEST CONDITIONS MIN VIK VOH VOL II VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 2 mA VCC = 4.5 V IOH = – 3 mA IOH = – 12 mA 5V VCC = 4 4.5 Control inputs A or B ports VCC = 5.5 V, VCC = 5.5 V, TYP† A or B ports‡ VCC – 2 2.4 A or B ports‡ IO§ ′AS651 ′AS652 – 1.2 3.2 2 0.25 0.5 0.1 0.1 0.1 0.1 20 20 70 70 – 0.5 – 0.5 – 0.75 – 0.75 VI = 0.4 04V VCC = 5.5 V, VO = 2.25 V Outputs high V V VI = 5.5 V VCC = 5.5 5 5 V, V VCC = 5.5 V UNIT MAX IOL = 48 mA VI = 7 V VI = 2.7 27V ICC TYP† 2 IOH = – 15 mA IOL = 32 mA VCC = 5.5 5 5 V, V VCC = 5.5 V MIN VCC – 2 2.4 3.2 0.35 Control input IIL MAX – 1.2 Control inputs IIH SN74AS651 SN74AS652 – 30 – 112 – 30 0.5 – 112 110 185 110 185 Outputs low 120 195 120 195 Outputs disabled 130 195 130 195 Outputs high 120 195 120 195 Outputs low 130 211 130 211 V mA µA A mA mA mA Outputs disabled 130 211 130 211 † All typical values are at VCC = 5 V, TA = 25 °C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. 18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX† SN54AS651 MIN fmax tPLH MAX 75* UNIT SN74AS651 MIN MAX 90 MHz 2 11 2 8.5 2 10 2 9 2 12 2 8 1 8 1 7 2 15 2 11 2 11 2 9 2 11 2 10 3 18 3 16 2 10 2 9 2 10 2 9 3 12 3 11 3 20 3 16 2 11 2 OEAB B tPLZ 2 12 2 * On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested. † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. 10 tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ CLKBA or CLKAB A or B A or B B or A SBA or SAB‡ A or B OEBA A OEBA A OEAB B POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 ns ns ns ns ns ns ns 19 SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 switching characteristics (see Figure 2) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V TO 5.5 V, CL = 50 PF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN TO MAX† SN54AS652 MIN fmax tPLH MAX 75* UNIT SN74AS652 TYP MAX 90 MHz 2 11 2 8.5 2 10 2 9 2 12 2 9 1 8 1 7 2 15 2 11 2 11 2 9 2 11 2 10 3 18 3 16 2 10 2 9 2 10 2 9 3 12 3 11 3 20 3 16 2 11 2 OEAB B tPLZ 2 12 2 * On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested. † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input. 10 tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ 20 CLKBA or CLKAB A or B A or B B or A SBA or SAB‡ A or B OEBA A OEBA A OEAB B POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 ns ns ns ns ns ns ns SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS066G – DECEMBER 1983 – REVISED DECEMBER 2000 PARAMETER MEASUREMENT INFORMATION 7V VCC SWITCH POSITION TABLE Open S1 TEST S1 tPLH tPHL Open Open tPZH tPZL Open Closed tPHZ Open tPLZ Closed R1 = 500 Ω From Output Under Test CL = 50 pF (see Note A) Test Point R2 = 500 Ω RL From Output Under Test Test Point CL = 50 pF (see Note A) LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR 3-STATE OUTPUTS 3.5 V 3.5 V Timing Input 1.3 V High-Level Pulse 0.3 V tw 0.3 V th tsu Data Input 1.3 V 1.3 V 3.5 V 1.3 V 1.3 V 3.5 V Low-Level Pulse 1.3 V 1.3 V 0.3 V 0.3 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3.5 V Output Control 1.3 V 1.3 V 0.3 V 3.5 V Input 1.3 V tPZL 1.3 V tPLZ 0.3 V In-Phase Output VOH 1.3 V VOL 1.3 V Waveform 1 S1 Closed (see Note B) VOH 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES 1.3 V tPHZ tPLH tPHL Out-of-Phase Output 3.5 V tPHL tPLH tPZH Waveform 2 S1 Open (see Note B) VOL 0.3 V VOH 1.3 V 0.3 V 0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Zo = 50 Ω, tr ≤ 2 ns, tf ≤ 2 ns. D. The outputs are measured one at a time with one transition per measurement. Figure 2. Load Circuits and Voltage Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 21 PACKAGE OPTION ADDENDUM www.ti.com 9-Oct-2007 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty 1 TBD Lead/Ball Finish MSL Peak Temp (3) 5962-88673013A ACTIVE LCCC FK 28 5962-8867301KA OBSOLETE CFP W 24 5962-8867301LA ACTIVE CDIP JT 24 1 TBD 5962-88687013A ACTIVE LCCC FK 28 1 TBD 5962-8868701KA ACTIVE CFP W 24 1 TBD A42 N / A for Pkg Type 1 N / A for Pkg Type TBD POST-PLATE N / A for Pkg Type Call TI A42 SNPB Call TI N / A for Pkg Type POST-PLATE N / A for Pkg Type 5962-8868701LA ACTIVE CDIP JT 24 TBD A42 SNPB 5962-88753013A OBSOLETE LCCC FK 28 TBD Call TI Call TI 5962-8875301KA OBSOLETE CFP W 24 TBD Call TI Call TI 5962-89687013A ACTIVE LCCC FK 28 1 TBD 5962-8968701KA ACTIVE CFP W 24 1 TBD A42 N / A for Pkg Type 5962-8968701LA ACTIVE CDIP JT 24 1 TBD A42 SNPB N / A for Pkg Type SN54ALS652JT ACTIVE CDIP JT 24 1 TBD A42 SNPB N / A for Pkg Type SN54AS651JT OBSOLETE CDIP JT 24 TBD Call TI SN54AS652JT ACTIVE CDIP JT 24 TBD A42 SNPB 1 POST-PLATE N / A for Pkg Type Call TI N / A for Pkg Type SN74ALS651A-1DW OBSOLETE SOIC DW 24 TBD Call TI Call TI SN74ALS651A-1DWR OBSOLETE SOIC DW 24 TBD Call TI Call TI SN74ALS651A-1NT OBSOLETE PDIP NT 24 TBD Call TI Call TI SN74ALS651ADW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ADWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ADWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ADWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ADWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ADWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS651ANT ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS651ANTE4 ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS652A-1DW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1DWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1DWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1DWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1DWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1DWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652A-1NT ACTIVE PDIP NT 24 CU NIPDAU N / A for Pkg Type 15 Addendum-Page 1 Pb-Free PACKAGE OPTION ADDENDUM www.ti.com 9-Oct-2007 Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty SN74ALS652A-1NTE4 ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS652ADW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ADWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ADWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ADWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ADWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ADWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS652ANT ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS652ANTE4 ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS653-1DW OBSOLETE SOIC DW 24 TBD Call TI Call TI SN74ALS653-1NT OBSOLETE PDIP NT 24 TBD Call TI Call TI SN74ALS653DW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653DWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653DWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653DWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653DWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653DWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS653NT ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS653NTE4 ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS654DW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654DWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654DWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654DWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654DWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654DWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALS654NT ACTIVE PDIP NT 24 CU NIPDAU N / A for Pkg Type Lead/Ball Finish MSL Peak Temp (3) (RoHS) 15 Addendum-Page 2 Pb-Free (RoHS) PACKAGE OPTION ADDENDUM www.ti.com 9-Oct-2007 Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty SN74ALS654NTE4 ACTIVE PDIP NT 24 15 Lead/Ball Finish Pb-Free (RoHS) CU NIPDAU MSL Peak Temp (3) N / A for Pkg Type SN74AS651DW OBSOLETE SOIC DW 24 TBD Call TI Call TI SN74AS651DWR OBSOLETE SOIC DW 24 TBD Call TI Call TI SN74AS651NT OBSOLETE PDIP NT 24 TBD Call TI Call TI SN74AS652DW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652DWE4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652DWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652DWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652DWRE4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652DWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74AS652NT ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74AS652NTE4 ACTIVE PDIP NT 24 15 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SNJ54ALS652FK ACTIVE LCCC FK 28 1 TBD SNJ54ALS652JT ACTIVE CDIP JT 24 1 TBD SNJ54ALS652W OBSOLETE CFP W 24 SNJ54ALS653FK ACTIVE LCCC FK 28 1 TBD TBD SNJ54ALS653JT ACTIVE CDIP JT 24 1 TBD 1 POST-PLATE N / A for Pkg Type A42 SNPB Call TI N / A for Pkg Type Call TI POST-PLATE N / A for Pkg Type A42 SNPB N / A for Pkg Type TBD A42 N / A for Pkg Type TBD Call TI SNJ54ALS653W ACTIVE CFP W 24 SNJ54AS651JT OBSOLETE CDIP JT 24 SNJ54AS652FK ACTIVE LCCC FK 28 1 TBD SNJ54AS652JT ACTIVE CDIP JT 24 1 TBD A42 SNPB N / A for Pkg Type SNJ54AS652W ACTIVE CFP W 24 1 TBD A42 N / A for Pkg Type Call TI POST-PLATE N / A for Pkg Type (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) Addendum-Page 3 PACKAGE OPTION ADDENDUM www.ti.com 9-Oct-2007 (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 4 PACKAGE MATERIALS INFORMATION www.ti.com 11-Mar-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74ALS651ADWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 SN74ALS652A-1DWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 SN74ALS652ADWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 SN74ALS653DWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 SN74ALS654DWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 SN74AS652DWR SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 11-Mar-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74ALS651ADWR SOIC DW 24 2000 346.0 346.0 41.0 SN74ALS652A-1DWR SOIC DW 24 2000 346.0 346.0 41.0 SN74ALS652ADWR SOIC DW 24 2000 346.0 346.0 41.0 SN74ALS653DWR SOIC DW 24 2000 346.0 346.0 41.0 SN74ALS654DWR SOIC DW 24 2000 346.0 346.0 41.0 SN74AS652DWR SOIC DW 24 2000 346.0 346.0 41.0 Pack Materials-Page 2 MECHANICAL DATA MLCC006B – OCTOBER 1996 FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN 18 17 16 15 14 13 NO. OF TERMINALS ** 12 19 11 20 10 A B MIN MAX MIN MAX 20 0.342 (8,69) 0.358 (9,09) 0.307 (7,80) 0.358 (9,09) 28 0.442 (11,23) 0.458 (11,63) 0.406 (10,31) 0.458 (11,63) 21 9 22 8 44 0.640 (16,26) 0.660 (16,76) 0.495 (12,58) 0.560 (14,22) 23 7 52 0.739 (18,78) 0.761 (19,32) 0.495 (12,58) 0.560 (14,22) 24 6 68 0.938 (23,83) 0.962 (24,43) 0.850 (21,6) 0.858 (21,8) 84 1.141 (28,99) 1.165 (29,59) 1.047 (26,6) 1.063 (27,0) B SQ A SQ 25 5 26 27 28 1 2 3 4 0.080 (2,03) 0.064 (1,63) 0.020 (0,51) 0.010 (0,25) 0.020 (0,51) 0.010 (0,25) 0.055 (1,40) 0.045 (1,14) 0.045 (1,14) 0.035 (0,89) 0.045 (1,14) 0.035 (0,89) 0.028 (0,71) 0.022 (0,54) 0.050 (1,27) 4040140 / D 10/96 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. Falls within JEDEC MS-004 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MECHANICAL DATA MPDI004 – OCTOBER 1994 NT (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE 24 PINS SHOWN PINS ** A 24 28 A MAX 1.260 (32,04) 1.425 (36,20) A MIN 1.230 (31,24) 1.385 (35,18) B MAX 0.310 (7,87) 0.315 (8,00) B MIN 0.290 (7,37) 0.295 (7,49) DIM 24 13 0.280 (7,11) 0.250 (6,35) 1 12 0.070 (1,78) MAX B 0.020 (0,51) MIN 0.200 (5,08) MAX Seating Plane 0.125 (3,18) MIN 0.100 (2,54) 0.021 (0,53) 0.015 (0,38) 0°– 15° 0.010 (0,25) M 0.010 (0,25) NOM 4040050 / B 04/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MECHANICAL DATA MCFP007 – OCTOBER 1994 W (R-GDFP-F24) CERAMIC DUAL FLATPACK 0.375 (9,53) 0.340 (8,64) Base and Seating Plane 0.006 (0,15) 0.004 (0,10) 0.090 (2,29) 0.045 (1,14) 0.045 (1,14) 0.026 (0,66) 0.395 (10,03) 0.360 (9,14) 0.360 (9,14) 0.240 (6,10) 1 0.360 (9,14) 0.240 (6,10) 24 0.019 (0,48) 0.015 (0,38) 0.050 (1,27) 0.640 (16,26) 0.490 (12,45) 0.030 (0,76) 0.015 (0,38) 12 13 30° TYP 1.115 (28,32) 0.840 (21,34) 4040180-5 / B 03/95 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a ceramic lid using glass frit. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD Index point is provided on cap for terminal identification only. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MECHANICAL DATA MCER004A – JANUARY 1995 – REVISED JANUARY 1997 JT (R-GDIP-T**) CERAMIC DUAL-IN-LINE 24 LEADS SHOWN PINS ** A 13 24 B 1 24 28 A MAX 1.280 (32,51) 1.460 (37,08) A MIN 1.240 (31,50) 1.440 (36,58) B MAX 0.300 (7,62) 0.291 (7,39) B MIN 0.245 (6,22) 0.285 (7,24) DIM 12 0.070 (1,78) 0.030 (0,76) 0.100 (2,54) MAX 0.320 (8,13) 0.290 (7,37) 0.015 (0,38) MIN 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.023 (0,58) 0.015 (0,38) 0°–15° 0.014 (0,36) 0.008 (0,20) 0.100 (2,54) 4040110/C 08/96 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee® Solutions amplifier.ti.com dataconverter.ti.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated