STK15C88
256-Kbit (32 K × 8) PowerStore nvSRAM
256-Kbit (32 K × 8) PowerStore nvSRAM
Functional Description
■
25 ns and 45 ns Access Times
■
Pin compatible with Industry Standard SRAMs
■
Automatic Nonvolatile STORE on power loss
■
Nonvolatile STORE under Software Control
■
Automatic RECALL to SRAM on Power Up
■
Unlimited Read/Write Endurance
■
Unlimited RECALL Cycles
■
1,000,000 STORE Cycles
The Cypress STK15C88 is a 256Kb fast static RAM with a
nonvolatile element in each memory cell. The embedded
nonvolatile elements incorporate QuantumTrap™ technology
producing the world’s most reliable nonvolatile memory. The
SRAM provides unlimited read and write cycles, while
independent, nonvolatile data resides in the highly reliable
QuantumTrap cell. Data transfers from the SRAM to the
nonvolatile elements (the STORE operation) takes place
automatically at power down. On power up, data is restored to
the SRAM (the RECALL operation) from the nonvolatile memory.
Both the STORE and RECALL operations are also available
under software control.
■
100 year Data Retention
■
Single 5 V + 10% Power Supply
■
Commercial and Industrial Temperatures
■
28-pin (300 mil and 330 mil) SOIC packages
■
RoHS Compliance
pr
og
ra
m
s
on
l
y.
Features
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
PowerStore nvSRAM products depend on the intrinsic system
capacitance to maintain system power long enough for an
automatic store on power loss. If the power ramp from 5 volts to
3.6 volts is faster than 10 ms, consider our 14C88 or 16C88 for
more reliable operation.
Logic Block Diagram
Cypress Semiconductor Corporation
Document Number: 001-50593 Rev. *C
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised April 10, 2011
[+] Feedback
STK15C88
Contents
pr
og
ra
m
s
on
l
y.
AC Test Conditions .......................................................... 8
AC Switching Characteristics ......................................... 9
SRAM Read Cycle ............................................................. 9
Switching Waveforms ...................................................... 9
SRAM Write Cycle .......................................................... 10
Switching Waveforms .................................................... 10
AutoStore or Power Up RECALL .................................. 11
Switching Waveforms .................................................... 11
Software Controlled STORE/RECALL Cycle ................ 12
Ordering Information ...................................................... 13
Ordering Code Definitons .......................................... 13
Package Diagrams .......................................................... 14
Document History Page ................................................. 16
Sales, Solutions and Legal Information ....................... 17
Worldwide Sales and Design Support ....................... 17
Products .................................................................... 17
PSoC Solutions ......................................................... 17
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
Pin Configurations ........................................................... 3
Device Operation .............................................................. 4
SRAM Read ....................................................................... 4
SRAM Write ....................................................................... 4
AutoStore Operation ........................................................ 4
Hardware RECALL (Power Up) ........................................ 4
Software STORE ............................................................... 4
Software RECALL ............................................................. 4
Hardware Protect .............................................................. 5
Noise Considerations ....................................................... 5
Low Average Active Power .............................................. 5
Best Practices ................................................................... 5
Maximum Ratings ............................................................. 7
DC Electrical Characteristics .......................................... 7
Data Retention and Endurance ....................................... 8
Capacitance ...................................................................... 8
Thermal Resistance .......................................................... 8
Document Number: 001-50593 Rev. *C
Page 2 of 17
[+] Feedback
STK15C88
Pin Configurations
Figure 1. Pin Diagram - 28-pin SOIC
$
9&&
$
$
:(
$
$
$
$
$
&(
$
'4
'4
'4
y.
s
$
m
2(
$
ra
og
$
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
on
l
$
$
pr
723
$
'4
'4
'4
'4
966
'4
Table 1. Pin Definitions - 28-pin SOIC
Pin Name
Alt
I/O Type
A0–A14
Input
DQ0-DQ7
Input or
Output
WE
CE
OE
VSS
VCC
Description
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Bidirectional Data I/O lines. Used as input or output lines depending on operation.
W
Input
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the
I/O pins is written to the specific address location.
E
Input
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
G
Input
Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
Ground
Ground for the Device. The device is connected to ground of the system.
Power Supply Power Supply Inputs to the Device.
Document Number: 001-50593 Rev. *C
Page 3 of 17
[+] Feedback
STK15C88
Device Operation
Software STORE
The STK15C88 is a versatile memory chip that provides several
modes of operation. The STK15C88 can operate as a standard
32 K × 8 SRAM. It has a 32 K × 8 nonvolatile element shadow to
which the SRAM information can be copied, or from which the
SRAM can be updated in nonvolatile mode.
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The STK15C88 software STORE
cycle is initiated by executing sequential CE controlled READ
cycles from six specific address locations in exact order. During
the STORE cycle, an erase of the previous nonvolatile data is
first performed, followed by a program of the nonvolatile
elements. When a STORE cycle is initiated, input and output are
disabled until the cycle is completed.
y.
on
l
s
ra
m
To initiate the software STORE cycle, the following READ
sequence is performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0FC0, Initiate STORE cycle
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
SRAM Write
Because a sequence of READs from specific addresses is used
for STORE initiation, it is important that no other READ or WRITE
accesses intervene in the sequence. If they intervene, the
sequence is aborted and no STORE or RECALL takes place.
og
The STK15C88 performs a READ cycle whenever CE and OE
are LOW while WE is HIGH. The address specified on pins A0–14
determines the 32,768 data bytes accessed. When the READ is
initiated by an address transition, the outputs are valid after a
delay of tAA (READ cycle 1). If the READ is initiated by CE or OE,
the outputs are valid at tACE or at tDOE, whichever is later (READ
cycle 2). The data outputs repeatedly respond to address
changes within the tAA access time without the need for transitions on any control input pins, and remains valid until another
address change or until CE or OE is brought HIGH.
pr
SRAM Read
A WRITE cycle is performed whenever CE and WE are LOW.
The address inputs must be stable prior to entering the WRITE
cycle and must remain stable until either CE or WE goes HIGH
at the end of the cycle. The data on the common I/O pins DQ0–7
are written into the memory if it has valid tSD, before the end of
a WE controlled WRITE or before the end of an CE controlled
WRITE. Keep OE HIGH during the entire WRITE cycle to avoid
data bus contention on common I/O lines. If OE is left LOW,
internal circuitry turns off the output buffers tHZWE after WE goes
LOW.
AutoStore Operation
The STK15C88 uses the intrinsic system capacitance to perform
an automatic STORE on power down. As long as the system
power supply takes at least tSTORE to decay from VSWITCH down
to 3.6 V, the STK15C88 will safely and automatically store the
SRAM data in nonvolatile elements on power down.
In order to prevent unneeded STORE operations, automatic
STOREs will be ignored unless at least one WRITE operation
has taken place since the most recent STORE or RECALL cycle.
Software initiated STORE cycles are performed regardless of
whether a WRITE operation has taken place.
Hardware RECALL (Power Up)
During power up or after any low power condition (VCC <
VRESET), an internal RECALL request is latched. When VCC
once again exceeds the sense voltage of VSWITCH, a RECALL
cycle is automatically initiated and takes tHRECALL to complete.
If the STK15C88 is in a WRITE state at the end of power up
RECALL, the SRAM data is corrupted. To help avoid this
situation, a 10 Kohm resistor is connected either between WE
and system VCC or between CE and system VCC.
Document Number: 001-50593 Rev. *C
The software sequence is clocked with CE controlled READs.
When the sixth address in the sequence is entered, the STORE
cycle commences and the chip is disabled. It is important that
READ cycles and not WRITE cycles are used in the sequence.
It is not necessary that OE is LOW for a valid sequence. After the
tSTORE cycle time is fulfilled, the SRAM is again activated for
READ and WRITE operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A software RECALL cycle is
initiated with a sequence of READ operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled READ operations is
performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0C63, Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared, and then the nonvolatile information is transferred into
the SRAM cells. After the tRECALL cycle time, the SRAM is once
again ready for READ and WRITE operations. The RECALL
operation does not alter the data in the nonvolatile elements. The
nonvolatile data can be recalled an unlimited number of times.
Page 4 of 17
[+] Feedback
STK15C88
Hardware Protect
Figure 3. Current Versus Cycle Time (READ)
The STK15C88 offers hardware protection against inadvertent
STORE operation and SRAM WRITEs during low voltage
conditions. When VCAP<VSWITCH, all externally initiated STORE
operations and SRAM WRITEs are inhibited.
Noise Considerations
s
on
l
y.
The STK15C88 is a high speed memory. It must have a high
frequency bypass capacitor of approximately 0.1 µF connected
between VCC and VSS, using leads and traces that are as short
as possible. As with all high speed CMOS ICs, careful routing of
power, ground, and signals reduce circuit noise.
ra
og
pr
Best Practices
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
CMOS technology provides the STK15C88 the benefit of
drawing significantly less current when it is cycled at times longer
than 50 ns. Figure 2 and Figure 3 show the relationship between
ICC and READ or WRITE cycle time. Worst case current
consumption is shown for both CMOS and TTL input levels
(commercial temperature range, VCC = 5.5 V, 100% duty cycle
on chip enable). Only standby current is drawn when the chip is
disabled. The overall average current drawn by the STK15C88
depends on the following items:
1. The duty cycle of chip enable
2. The overall cycle rate for accesses
3. The ratio of READs to WRITEs
4. CMOS versus TTL input levels
5. The operating temperature
6. The VCC level
7. I/O loading
m
Low Average Active Power
nvSRAM products have been used effectively for over 15 years.
While ease-of-use is one of the product’s main system values,
experience gained working with hundreds of applications has
resulted in the following suggestions as best practices:
■
The nonvolatile cells in an nvSRAM are programmed on the
test floor during final test and quality assurance. Incoming
inspection routines at customer or contract manufacturer’s
sites, sometimes, reprogram these values. Final NV patterns
are typically repeating patterns of AA, 55, 00, FF, A5, or 5A.
End product’s firmware should not assume a NV array is in a
set programmed state. Routines that check memory content
values to determine first time system configuration and cold or
warm boot status should always program a unique NV pattern
(for example, complex 4-byte pattern of 46 E6 49 53 hex or
more random bytes) as part of the final system manufacturing
test to ensure these system routines work consistently.
■
Power up boot firmware routines should rewrite the nvSRAM
into the desired state. While the nvSRAM is shipped in a preset
state, best practice is to again rewrite the nvSRAM into the
desired state as a safeguard against events that might flip the
bit inadvertently (program bugs and incoming inspection
routines).
Figure 2. Current Versus Cycle Time (WRITE)
Document Number: 001-50593 Rev. *C
Page 5 of 17
[+] Feedback
STK15C88
Table 2. Software STORE/RECALL Mode Selection
Notes
[1, 2]
[1, 2]
y.
I/O
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
on
l
H
Mode
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile STORE
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile RECALL
s
L
A13 – A0
0x0E38
0x31C7
0x03E0
0x3C1F
0x303F
0x0FC0
0x0E38
0x31C7
0x03E0
0x3C1F
0x303F
0x0C63
m
WE
H
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
pr
og
ra
CE
L
Notes
1. The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.
2. While there are 15 addresses on the STK15C88, only the lower 14 are used to control software modes.
Document Number: 001-50593 Rev. *C
Page 6 of 17
[+] Feedback
STK15C88
Maximum Ratings
Voltage on DQ0-7 .................................–0.5 V to Vcc + 0.5 V
Exceeding maximum ratings may shorten the useful life of the
device. These user guidelines are not tested.
Storage Temperature ............................... –65 C to +150 C
Power Dissipation ........................................................ 1.0 W
DC output Current (1 output at a time, 1s duration) .... 15 mA
Operating Range
Temperature under bias............................ –55 C to +125 C
Range
Commercial
Voltage on Input Relative to Vss.......... –0.6 V to VCC + 0.5 V
Industrial
Ambient Temperature
VCC
0 C to +70 C
4.5 V to 5.5 V
–40 C to +85 C
4.5 V to 5.5 V
y.
Supply Voltage on VCC Relative to GND ........–0.5 V to 7.0 V
on
l
DC Electrical Characteristics
ICC3
ICC4
ISB1[3]
ISB2[3]
IIX
IOZ
VIH
VIL
VOH
VOL
Max
Unit
Commercial
–
97
70
mA
mA
–
100
70
mA
mA
Average VCC Current All Inputs Do Not Care, VCC = Max
during STORE
Average current for duration tSTORE
–
3
mA
Average VCC Current WE > (VCC – 0.2V). All other inputs cycling.
at tRC= 200 ns, 5V, Dependent on output loading and cycle rate. Values obtained without
output loads.
25°C Typical
–
10
mA
–
2
mA
Commercial
–
30
22
mA
Industrial
–
31
23
mA
VCC Standby Current CE > (VCC – 0.2 V). All others VIN < 0.2 V or > (VCC – 0.2 V).
(Standby, Stable
CMOS Input Levels)
–
1.5
mA
Input Leakage
Current
VCC = Max, VSS < VIN < VCC
–1
+1
A
Off State Output
Leakage Current
VCC = Max, VSS < VIN < VCC, CE or OE > VIH or WE < VIL
–5
+5
A
Input HIGH Voltage
2.2
VCC +
0.5
V
Input LOW Voltage
VSS –
0.5
0.8
V
ra
Average VCC Current tRC = 25 ns
tRC = 45 ns
Dependent on output loading and cycle rate. Values
obtained without output loads.
IOUT = 0 mA.
m
Min
og
ICC2
Test Conditions
Industrial
pr
ICC1
Description
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
Parameter
s
Over the operating range (VCC = 4.5 V to 5.5 V)
Average Current
during AutoStore
Cycle
All Inputs Do Not Care, VCC = Max
Average current for duration tSTORE
Average VCC Current tRC = 25ns, CE > VIH
tRC = 45ns, CE > VIH
(Standby, Cycling
TTL Input Levels)
Output HIGH Voltage IOUT = –4 mA
2.4
–
V
Output LOW Voltage IOUT = 8 mA
–
0.4
V
Note
3. CE > VIH will not produce standby current levels until any nonvolatile cycle in progress has timed out.
Document Number: 001-50593 Rev. *C
Page 7 of 17
[+] Feedback
STK15C88
Data Retention and Endurance
Parameter
Description
DATAR
Data Retention
NVC
Nonvolatile STORE Operations
Min
Unit
100
Years
1,000
K
Capacitance
Output Capacitance
TA = 25 C, f = 1 MHz,
VCC = 0 to 3.0 V
5
s
Input Capacitance
COUT
Max
7
Unit
pF
pF
og
ra
CIN
Test Conditions
on
l
Description
m
Parameter
y.
In the following table, the capacitance parameters are listed.[4]
pr
Thermal Resistance
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
In the following table, the thermal resistance parameters are listed.[4]
Parameter
JA
JC
Description
Thermal Resistance
(Junction to Ambient)
Thermal Resistance
(Junction to Case)
Test Conditions
Test conditions follow standard test methods and
procedures for measuring thermal impedance,
per EIA / JESD51.
28-pin SOIC 28-pin SOIC
(300 mil)
(330 mil)
Unit
TBD
TBD
C/W
TBD
TBD
C/W
Figure 4. AC Test Loads
R1 480
5.0V
Output
30 pF
R2
255
AC Test Conditions
Input Pulse Levels .................................................. 0 V to 3 V
Input Rise and Fall Times (10% - 90%)........................ <5 ns
Input and Output Timing Reference Levels ................... 1.5 V
Note
4. These parameters are guaranteed by design and are not tested.
Document Number: 001-50593 Rev. *C
Page 8 of 17
[+] Feedback
STK15C88
AC Switching Characteristics
SRAM Read Cycle
25 ns
Max
Min
Max
–
25
–
–
5
5
–
0
–
0
–
25
–
25
10
–
–
10
–
10
–
25
–
45
–
–
5
5
–
0
–
0
–
45
–
45
20
–
–
15
–
15
–
45
ra
m
s
on
l
y.
Min
og
Chip Enable Access Time
Read Cycle Time
Address Access Time
Output Enable to Data Valid
Output Hold After Address Change
Chip Enable to Output Active
Chip Disable to Output Inactive
Output Enable to Output Active
Output Disable to Output Inactive
Chip Enable to Power Active
Chip Disable to Power Standby
45 ns
pr
Description
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
Parameter
Cypress
Alt
Parameter
tACE
tELQV
tRC [5]
tAVAV, tELEH
tAVQV
tAA [6]
tDOE
tGLQV
[6]
tOHA
tAXQX
tELQX
tLZCE [7]
tHZCE [7]
tEHQZ
tLZOE [7]
tGLQX
tGHQZ
tHZOE [7]
tPU [4]
tELICCH
[4]
tPD
tEHICCL
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Switching Waveforms
Figure 5. SRAM Read Cycle 1: Address Controlled [5, 7]
W5&
$''5(66
W $$
W2+$
'4'$7$287
'$7$9$/,'
Figure 6. SRAM Read Cycle 2: CE and OE Controlled [5]
W5&
$''5(66
W$&(
W3'
W/=&(
&(
W+=&(
2(
W'2(
W+=2(
W/=2(
'4'$7$287
'$7$9$/,'
W 38
,&&
$&7,9(
67$1'%<
Notes
5. WE must be HIGH during SRAM Read Cycles and LOW during SRAM WRITE cycles.
6. I/O state assumes CE and OE < VIL and WE > VIH; device is continuously selected.
7. Measured ±200 mV from steady state output voltage.
Document Number: 001-50593 Rev. *C
Page 9 of 17
[+] Feedback
STK15C88
SRAM Write Cycle
45
30
30
15
0
30
0
0
Max
on
l
25
20
20
10
0
20
0
0
Min
s
Write Cycle Time
Write Pulse Width
Chip Enable To End of Write
Data Setup to End of Write
Data Hold After End of Write
Address Setup to End of Write
Address Setup to Start of Write
Address Hold After End of Write
Write Enable to Output Disable
Output Active After End of Write
Max
10
m
tAVAV
tWLWH, tWLEH
tELWH, tELEH
tDVWH, tDVEH
tWHDX, tEHDX
tAVWH, tAVEH
tAVWL, tAVEL
tWHAX, tEHAX
tWLQZ
tWHQX
Min
ra
Alt
45 ns
5
Switching Waveforms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pr
Figure 7. SRAM Write Cycle 1: WE Controlled [8]
5
15
Unit
og
tWC
tPWE
tSCE
tSD
tHD
tAW
tSA
tHA
tHZWE [7,8]
tLZWE [7]
25 ns
Description
y.
Parameter
Cypress
Parameter
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
tWC
ADDRESS
tHA
tSCE
CE
tAW
tSA
tPWE
WE
tSD
tHD
DATA VALID
DATA IN
tHZWE
DATA OUT
HIGH IMPEDANCE
PREVIOUS DATA
tLZWE
Figure 8. SRAM Write Cycle 2: CE Controlled [8]
tWC
ADDRESS
CE
WE
tHA
tSCE
tSA
tAW
tPWE
tSD
DATA IN
DATA OUT
tHD
DATA VALID
HIGH IMPEDANCE
Notes
8. If WE is Low when CE goes Low, the outputs remain in the high impedance state.
9. CE or WE must be greater than VIH during address transitions.
Document Number: 001-50593 Rev. *C
Page 10 of 17
[+] Feedback
STK15C88
AutoStore or Power Up RECALL
Parameter
tHRECALL [10]
tSTORE [6]
VRESET
VSWITCH
Alt
tRESTORE
tHLHZ
Description
Power up RECALL Duration
STORE Cycle Duration
Low Voltage Reset Level
Low Voltage Trigger Level
STK15C88
Min
Max
550
10
3.6
4.0
4.5
s
ms
V
V
y.
Switching Waveforms
Unit
s
on
l
Figure 9. AutoStore/Power Up RECALL
ra
m
9&&
og
9
pr
96:,7&+
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
95(6(7
$XWR6WRUH
W6725(
32:(583 5(&$//
W+5(&$//
:(
'4'$7$287
32:(583
5(&$//
%52:1287
12 6725('8(72
1265$0:5,7(6
%52:1287
$XWR6WRUH
%52:1287
$XWR6WRUH
12 5(&$//
9&&','127*2
%(/2:95(6(7
12 5(&$//
9&&','127*2
%(/2:95(6(7
5(&$//:+(1
9&&5(78516
$%29(96:,7&+
Note
10. tHRECALL starts from the time VCC rises above VSWITCH.
Document Number: 001-50593 Rev. *C
Page 11 of 17
[+] Feedback
STK15C88
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows. [11, 12]
Parameter
Alt
25 ns
Description
Min
45 ns
Max
Min
Max
Unit
tRC
tAVAV
STORE/RECALL Initiation Cycle Time
25
45
ns
tSA[11]
tCW[11]
tHACE[7, 11]
tAVEL
Address Setup Time
0
0
ns
tELEH
Clock Pulse Width
20
30
tELAX
Address Hold Time
20
20
y.
on
l
20
20
s
Switching Waveforms
pr
tRC
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
tRC
og
ra
Figure 10. CE Controlled Software STORE/RECALL Cycle [12]
m
s
RECALL Duration
tRECALL
ns
ns
ADDRESS # 1
ADDRESS
tSA
ADDRESS # 6
tSCE
CE
tHACE
OE
DQ (DATA)
DATA VALID
t STORE / t RECALL
DATA VALID
HIGH IMPEDANCE
Notes
11. The software sequence is clocked on the falling edge of CE without involving OE (double clocking will abort the sequence).
12. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.
Document Number: 001-50593 Rev. *C
Page 12 of 17
[+] Feedback
STK15C88
Ordering Information
These parts are not recommended for new designs. They are in production to support ongoing production programs only.
Package Type
STK15C88-SF25ITR
51-85058
28-pin SOIC (330 mil)
STK15C88-SF25I
51-85058
28-pin SOIC (330 mil)
STK15C88-NF45TR
51-85026
28-pin SOIC (300 mil)
STK15C88-NF45
51-85026
28-pin SOIC (300 mil)
STK15C88-NF45ITR
51-85026
28-pin SOIC (300 mil)
STK15C88-NF45I
51-85026
28-pin SOIC (300 mil)
STK15C88-SF45ITR
51-85058
28-pin SOIC (330 mil)
STK15C88-SF45I
51-85058
28-pin SOIC (330 mil)
Industrial
y.
28-pin SOIC (300 mil)
on
l
28-pin SOIC (300 mil)
51-85026
Commercial
s
51-85026
STK15C88-NF25I
m
STK15C88-NF25ITR
Operating Range
Industrial
ra
45
Package Diagram
og
25
Ordering Code
pr
Speed
(ns)
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts
Ordering Code Definitons
STK15C88 - N F 45 I TR
Packaging Option:
TR = Tape and Reel
Blank = Tube
Temperature Range:
Blank - Commercial (0 to 70°C)
I - Industrial (-40 to 85°C)
Speed:
25 - 25 ns
45 - 45 ns
Lead Finish
F = 100% Sn (Matte Tin)
Package:
N = Plastic 28-pin 300 mil SOIC
S = Plastic 28-pin 330 mil SOIC
Document Number: 001-50593 Rev. *C
Page 13 of 17
[+] Feedback
STK15C88
Package Diagrams
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
pr
og
ra
m
s
on
l
y.
Figure 11. 28-pin (300 mil) SOIC, 51-85026
Document Number: 001-50593 Rev. *C
51-85026 *F
Page 14 of 17
[+] Feedback
STK15C88
Package Diagrams (continued)
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
pr
og
ra
m
s
on
l
y.
Figure 12. 28-pin (330 mil) SOIC, 51-85058
Document Number: 001-50593 Rev. *C
51-85058 *B
Page 15 of 17
[+] Feedback
STK15C88
Document History Page
Document Title: STK15C88 256-Kbit (32 K × 8) PowerStore nvSRAM
Document Number: 001-50593
Rev.
ECN No.
Orig. of
Change
Submission
Date
**
2625096
GVCH/PYRS
12/19/08
*A
2826441
GVCH
12/11/2009
Added following text in the Ordering Information section: “These parts are
not recommended for new designs. In production to support ongoing production programs only.”
Added watermark in PDF stating “Not recommended for new designs. In
production to support ongoing production programs only.”
Added Contents on page 2.
*B
3052511
GVCH
10/08/10
Removed the following inactive parts from the Ordering Information table:
STK15C88-NF25, STK15C88-NF25TR, STK15C88-SF25,
STK15C88-SF25TR, STK15C88-SF45, STK15C88-SF45TR
Updated package diagrams
*C
3221180
GVCH
04/10/2011
Description of Change
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
Updated Package Diagrams.
Updated in new template.
pr
og
ra
m
s
on
l
y.
New data sheet
Document Number: 001-50593 Rev. *C
Page 16 of 17
[+] Feedback
STK15C88
Sales, Solutions and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at cypress.com/sales.
Products
Interface
Lighting & Power Control
PSoC Solutions
cypress.com/go/automotive
cypress.com/go/clocks
psoc.cypress.com/solutions
cypress.com/go/interface
PSoC 1 | PSoC 3 | PSoC 5
y.
Clocks & Buffers
cypress.com/go/powerpsoc
on
l
Automotive
m
cypress.com/go/image
Touch Sensing
cypress.com/go/touch
cypress.com/go/USB
N
In ot r
pr ec
od om
uc m
tio en
n de
to d
su fo
pp r n
or ew
to d
ng es
oi ig
ng ns
pr .
od
uc
tio
n
USB Controllers
og
cypress.com/go/psoc
pr
PSoC
cypress.com/go/memory
ra
Optical & Image Sensing
s
cypress.com/go/plc
Memory
Wireless/RF
cypress.com/go/wireless
© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-50593 Rev. *C
Revised April 10, 2011
Page 17 of 17
All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback