TI TLV62130RGTT

TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
TM
4-17V 3A Step-Down Converter with DCS-Control
Check for Samples: TLV62130
FEATURES
DESCRIPTION
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
The TLV62130 is an easy to use synchronous step
down DC-DC converter optimized for applications
with high power density. A high switching frequency
of typically 2.5MHz allows the use of small inductors
and provides fast transient response as well as high
output voltage accuracy by utilization of the
DCS-Control™ topology.
1
2
DCS-Control ™Topology
Input Voltage Range: 4 to 17V
Up to 3A Output Current
Adjustable Output Voltage from 0.9 to 5V
Pin-Selectable Output Voltage (nominal, + 5%)
Programmable Soft Start and Tracking
Seamless Power Save Mode Transition
Quiescent Current of 19µA (typ.)
Selectable Operating Frequency
Power Good Output
100% Duty Cycle Mode
Short Circuit Protection
Over Temperature Protection
For Improved Feature Set, see TPS62130
Available in a 3 × 3 mm, QFN-16 Package
•
•
Standard 12V Rail Supplies
POL Supply from Single or Multiple Li-Ion
Battery
• Embedded Systems
• LDO replacement
• Mobile PC's, Tablet, Modems, Cameras
spacing
The device is packaged in a 16-pin QFN package
measuring 3 × 3 mm (RGT).
1 / 2.2 µH
10uF
PVIN
SW
AVIN
VOS
EN
PG
The output voltage startup ramp is controlled by the
soft-start pin, which allows operation as either a
standalone power supply or in tracking configurations.
Power sequencing is also possible by configuring the
Enable and open-drain Power Good pins.
In Power Save Mode, the devices show quiescent
current of about 19μA from VIN. Power Save Mode,
entered automatically and seamlessly if load is small,
maintains high efficiency over the entire load range.
In Shutdown Mode, the device is turned off and
shutdown current consumption is less than 2μA.
APPLICATIONS
(4 .. 17)V
With its wide operating input voltage range of 4V to
17V, the devices are ideally suited for systems
powered from either a Li-Ion or other batteries as well
as from 12V intermediate power rails. It supports up
to 3A continuous output current at output voltages
between 0.9V and 5V (with 100% duty cycle mode).
3.3V / 3A
100k
750k
22uF
TLV62130
SS/TR
3.3nF
FB
DEF
AGND
FSW
PGND
240k
Figure 1. Typical Application and Efficiency
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DCS-Control is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION (1)
TA
OUTPUT VOLTAGE
PART NUMBER (2)
PACKAGE
ORDERING
PACKAGE
MARKING
-40°C to 85°C
adjustable
TLV62130
16-Pin QFN
TLV62130RGT
VUBI
(1)
(2)
For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.
Contact the factory to check availability of other fixed output voltage versions.
ABSOLUTE MAXIMUM RATINGS (1)
over operating free-air temperature range (unless otherwise noted)
MIN
Pin voltage range (2)
MAX
AVIN, PVIN
–0.3
20
EN, SS/TR
–0.3
VIN+0.3
SW
–0.3
VIN+0.3
V
DEF, FSW, FB, PG, VOS
–0.3
7
V
10
mA
Operating junction temperature range, TJ
–40
125
Storage temperature range, Tstg
–65
150
Power Good sink current PG
Temperature range
ESD rating (3)
(1)
(2)
(3)
UNIT
HBM Human body model
CDM Charge device model
V
°C
2
kV
0.5
kV
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltages are with respect to network ground terminal.
ESD testing is performed according to the respective JESD22 JEDEC standard.
THERMAL INFORMATION
THERMAL METRIC (1)
TLV62130
θJA
Junction-to-ambient thermal resistance
θJC(TOP)
Junction-to-case(top) thermal resistance
15
θJB
Junction-to-board thermal resistance
11
ψJT
Junction-to-top characterization parameter
0.5
ψJB
Junction-to-board characterization parameter
10
θJC(BOTTOM)
Junction-to-case(bottom) thermal resistance
3.5
(1)
UNITS
RGT 16 PINS
29.1
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS
MIN
Supply Voltage, VIN (at AVIN and PVIN)
TYP
MAX
UNIT
4
17
V
Operating free air temperature, TA
–40
85
°C
Operating junction temperature, TJ
–40
125
°C
2
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
ELECTRICAL CHARACTERISTICS
over free-air temperature range (TA=-40°C to +85°C), typical values at VIN=12V and TA=25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX
UNIT
SUPPLY
VIN
Input voltage range (1)
17
V
IQ
Operating quiescent current
EN=High, IOUT=0mA, device not switching
19
27
µA
ISD
Shutdown current (2)
EN=Low
1.5
4
µA
2.7
2.8
VUVLO
TSD
4
Falling Input Voltage
Undervoltage lockout threshold
2.6
Hysteresis
200
Thermal shutdown temperature
160
Thermal shutdown hysteresis
V
mV
°C
20
CONTROL (EN, DEF, FSW, SS/TR, PG)
VH
High level input threshold voltage (EN, DEF,
FSW)
VL
Low level input threshold voltage (EN, DEF,
FSW)
ILKG
Input leakage current (EN, DEF, FSW)
VTH_PG
Power good threshold voltage
VOL_PG
Power good output low
IPG=-2mA
ILKG_PG
Input leakage current (PG)
VPG=1.8V
ISS/TR
SS/TR pin source current
0.9
EN=VIN or GND; DEF, FSW=VOUT or GND
V
0.3
V
0.01
1
µA
Rising (%VOUT)
92
95
98
Falling (%VOUT)
87
90
94
0.07
0.3
1
400
nA
2.5
2.7
µA
2.3
%
V
POWER SWITCH
RDS(ON)
ILIMF
High-side MOSFET ON-resistance
VIN≥6V
Low-side MOSFET ON-resistance
VIN≥6V
High-side MOSFET forward current limit (3)
VIN =12V, TA= 25°C
3.6
90
mΩ
40
mΩ
4.2
A
OUTPUT
VREF
Internal reference voltage (4)
ILKG_FB
Input leakage current (FB)
VFB=0.8V
Output voltage range
VIN ≥ VOUT
DEF (Output voltage programming)
DEF=0 (GND)
VOUT
DEF=1 (VOUT)
VOUT+5%
VOUT
(1)
(2)
(3)
(4)
(5)
(6)
0.8
1
0.9
V
100
nA
5.0
V
Initial output voltage accuracy (5)
PWM mode operation, VIN ≥ VOUT +1V
Load regulation (6)
VIN=12V, VOUT=3.3V, PWM mode operation
0.05
%/A
Line regulation (6)
4V ≤ VIN ≤ 17V, VOUT=3.3V, IOUT= 1A, PWM
mode operation
0.02
%/V
–2.5
2.5
%
The device is still functional down to Under Voltage Lockout (see parameter VUVLO).
Current into AVIN+PVIN pin.
This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see Current Limit And Short
Circuit Protection section).
This is the voltage regulated at the FB pin.
This is the accuracy provided by the device itself (line and load regulation effects are not included).
Line and load regulation depend on external component selection and layout (see Figure 16 and Figure 17).
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
3
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
DEVICE INFORMATION
SW
3
PG
4
PGND
VOS
EN
13
Exposed
Thermal Pad
5
6
7
8
DEF
2
14
FSW
SW
15
AGND
1
16
FB
SW
PGND
RGT PACKAGE
(TOP VIEW)
12
PVIN
11
PVIN
10
AVIN
9
SS/TR
Terminal Functions
PIN (1)
NAME
NO.
I/O
DESCRIPTION
SW
1,2,3
O
Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and
output capacitor.
PG
4
O
Output power good (High = VOUT ready, Low = VOUT below nominal regulation) ; open drain (requires
pull-up resistor; goes high impedance, when device is switched off)
FB
5
I
Voltage feedback. Connect resistive voltage divider to this pin.
AGND
6
FSW
7
I
Switching Frequency Select (Low ≈ 2.5MHz, High ≈ 1.25MHz for typical operation) (2)
DEF
8
I
Output Voltage Scaling (Low = nominal, High = nominal + 5%) (2)
SS/TR
9
I
Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise
time. It can be used for tracking and sequencing.
AVIN
10
I
Supply voltage for control circuitry. Connect to same source as PVIN.
PVIN
11,12
I
Supply voltage for power stage. Connect to same source as AVIN.
13
I
Enable input (High = enabled, Low = disabled) (2)
14
I
Output voltage sense pin and connection for the control loop circuitry.
EN
VOS
PGND
15,16
Exposed
Thermal Pad
(1)
(2)
4
Analog Ground
Power ground
Must be connected to AGND. Must be soldered to achieve appropriate power dissipation and mechanical
reliability.
For more information about connecting pins, see DETAILED DESCRIPTION and APPLICATION INFORMATION sections.
An internal pull-down resistor keeps logic level low, if pin is floating.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
PG
Soft
start
Thermal
Shtdwn
UVLO
AVIN
PVIN PVIN
PG control
HS lim
comp
EN*
SW
SS/TR
power
control
control logic
gate
drive
SW
DEF*
SW
FSW*
comp
LS lim
VOS
direct control
&
compensation
ramp
_
FB
comparator
+
timer tON
error
amplifier
DCS - ControlTM
*
This pin is connected to a pull down resistor internally
(see Detailed Description section).
AGND
PGND PGND
Figure 2. TLV62130
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
5
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
PARAMETER MEASUREMENT INFORMATION
List of Components
REFERENCE
DESCRIPTION
IC
17V, 3A Step-Down Converter, QFN
MANUFACTURER
L1
2.2µH, 0.165 x 0.165 in
Cin
10µF, 25V, Ceramic
Standard
Cout
22µF, 6.3V, Ceramic
Standard
Cs
3300pF, 25V, Ceramic
R1
depending on Vout
R2
depending on Vout
R3
100kΩ, Chip, 0603, 1/16W, 1%
TLV62130RGT, Texas Instruments
XFL4020-222MEB, Coilcraft
Standard
spacing
VIN
L1
CIN
PVIN
SW
AVIN
VOS
EN
PG
FB
VOUT
R3
R1
COUT
TLV62130
SS/TR
CSS
FB
PG
DEF
AGND
FSW
PGND
R2
Figure 3. Measurement Setup
TYPICAL CHARACTERISTICS
Table of Graphs
DESCRIPTION
FIGURE
Efficiency
vs Output Current, vs Input Voltage
5 - 16
Output voltage
vs Output current (Load regulation), vs Input Voltage
(Line regulation)
17, 18
Switching Frequency
vs Input Voltage
19
vs Output Current
20
Quiescent Current
vs Input Voltage
21
Shutdown Current
vs Input Voltage
22
Power FET RDS(on)
vs Input Voltage (High-Side, Low-Side)
Output Voltage Ripple
vs output Current
Maximum Output Current
vs Input Voltage
Power Supply Rejection Ratio (PSSR)
vs Frequency
25
26
27, 28
PWM-PSM-PWM Mode Transition
Waveforms
Maximum Ambient Temperature
6
23, 24
29
Load Transient Response
30 - 32
Startup
33, 34
Typical PWM Mode Operation
35
Typical Power Save Mode Operation
36
vs Load Current
37
vs Power Dissipation
38
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
70.0
VIN=12V
VIN=17V
Efficiency (%)
Efficiency (%)
80.0
60.0
50.0
40.0
30.0
IOUT=10mA
50.0
IOUT=1mA
IOUT=1A
IOUT=100mA
40.0
0.0
0.0001
0.001
0.01
0.1
Output Current (A)
1
VOUT=5.0V
L=2.2uH (XFL4020)
Cout=22uF
20.0
VOUT=5.0V
L=2.2uH (XFL4020)
Cout=22uF
10.0
10.0
0.0
10
7
8
9
10
G001
11
12
13
Input Voltage (V)
14
15
16
Figure 5. Efficiency with 1.25MHz, Vout=5V
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
80.0
70.0
60.0
VIN=17V
50.0
VIN=12V
40.0
30.0
17
G001
Figure 4. Efficiency with 1.25MHz, Vout=5V
Efficiency (%)
Efficiency (%)
60.0
30.0
20.0
70.0
60.0
IOUT=10mA
50.0
IOUT=1mA
IOUT=1A
IOUT=100mA
40.0
30.0
20.0
0.0
0.0001
0.001
0.01
0.1
Output Current (A)
1
VOUT=5.0V
L=2.2uH (XFL4020)
Cout=22uF
20.0
VOUT=5.0V
L=2.2uH (XFL4020)
Cout=22uF
10.0
10.0
0.0
10
7
8
9
10
G001
11
12
13
Input Voltage (V)
14
15
16
Figure 7. Efficiency with 2.5MHz, Vout=5V
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
80.0
70.0
VIN=12V
60.0
VIN=17V
VIN=5V
50.0
40.0
30.0
17
G001
Figure 6. Efficiency with 2.5MHz, Vout=5V
Efficiency (%)
Efficiency (%)
70.0
70.0
60.0
IOUT=1A IOUT=100mA
IOUT=10mA
IOUT=1mA
50.0
40.0
30.0
20.0
10.0
0.0
0.0001
0.001
0.01
0.1
Output Current (A)
1
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
20.0
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
10.0
10
0.0
4
G001
Figure 8. Efficiency with 1.25MHz, Vout=3.3V
5
6
7
8
9 10 11 12 13 14 15 16 17
Input Voltage (V)
G001
Figure 9. Efficiency with 1.25MHz, Vout=3.3V
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
7
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
80.0
70.0
70.0
60.0
VIN=12V
50.0
Efficiency (%)
Efficiency (%)
EFFICIENCY
vs
OUTPUT CURRENT
VIN=17V
VIN=5V
40.0
30.0
0.0
0.0001
IOUT=1A
40.0
0.001
0.01
0.1
Output Current (A)
1
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
10.0
0.0
10
4
5
6
7
8
G001
9 10 11 12 13 14 15 16 17
Input Voltage (V)
G001
Figure 10. Efficiency with 2.5MHz, Vout=3.3V
Figure 11. Efficiency with 2.5MHz, Vout=3.3V
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
80.0
70.0
VIN=12V
60.0
50.0
Efficiency (%)
Efficiency (%)
IOUT=1mA
IOUT=10mA
20.0
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
10.0
VIN=17V
VIN=5V
40.0
30.0
70.0
IOUT=1A
60.0
IOUT=100mA
50.0
IOUT=10mA
IOUT=1mA
40.0
30.0
20.0
0.0
0.0001
0.001
0.01
0.1
Output Current (A)
1
VOUT=1.8V
L=2.2uH (XFL4020)
Cout=22uF
20.0
VOUT=1.8V
L=2.2uH (XFL4020)
Cout=22uF
10.0
10.0
0.0
10
4
5
6
7
8
G001
9 10 11 12 13 14 15 16 17
Input Voltage (V)
G001
Figure 12. Efficiency with 1.25MHz, Vout=1.8V
Figure 13. Efficiency with 1.25MHz, Vout=1.8V
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
INPUT VOLTAGE
100.0
100.0
90.0
90.0
80.0
80.0
70.0
70.0
60.0
VIN=12V
Efficiency (%)
Efficiency (%)
IOUT=100mA
50.0
30.0
20.0
VIN=17V
50.0
VIN=5V
40.0
30.0
60.0
IOUT=1A
50.0
IOUT=100mA
40.0
IOUT=10mA
IOUT=1mA
30.0
20.0
0.0
0.0001
0.001
0.01
0.1
Output Current (A)
1
VOUT=0.9V
L=2.2uH (XFL4020)
Cout=22uF
20.0
VOUT=0.9V
L=2.2uH (XFL4020)
Cout=22uF
10.0
10.0
10
0.0
4
G001
Figure 14. Efficiency with 1.25MHz, Vout=0.9V
8
60.0
5
6
7
8
9 10 11 12 13 14 15 16 17
Input Voltage (V)
G001
Figure 15. Efficiency with 1.25MHz, Vout=0.9V
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
3.40
3.40
Output Voltage (V)
Output Voltage (V)
VIN=17V
3.35
VIN=12V
3.30
VIN=5V
3.25
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
3.20
0.0001
0.001
0.01
0.1
Output Current (A)
1
IOUT=100mA
3.25
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
4
7
10
13
Input Voltage (V)
16
G001
Figure 16. Output Voltage Accuracy (Load Regulation)
Figure 17. Output Voltage Accuracy (Line Regulation)
SWITCHING FREQUENCY
vs
INPUT VOLTAGE
SWITCHING FREQUENCY
vs
OUTPUT CURRENT
4
IOUT=2A
3.5
IOUT=3A
Switching Frequency (MHz)
3.5
3
2.5
2
IOUT=0.5A
IOUT=1A
1.5
1
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
0.5
0
4
6
8
10
12
Input Voltage (V)
14
16
3
2.5
2
1.5
1
0
18
0
0.5
G000
1
1.5
2
Output Current (A)
2.5
Figure 19. Switching Frequency
INPUT CURRENT
vs
INPUT VOLTAGE
INPUT CURRENT
vs
INPUT VOLTAGE
5.0
45.0
4.5
40.0
4.0
35.0
30.0
25°C
25.0
85°C
20.0
15.0
10.0
3.5
85°C
3.0
2.5
2.0
1.5
1.0
−40°C
5.0
6.0
9.0
12.0
15.0
Input Voltage (V)
3
G000
Figure 18. Switching Frequency
50.0
0.0
3.0
VIN=12V, VOUT=3.3V
L=2.2uH (XFL4020)
FSW=Low
0.5
Input Current (µA)
Switching Frequency (MHz)
IOUT=1A
G001
4
Input Current (µA)
3.30
3.20
10
IOUT=10mA
IOUT=1mA
3.35
−40°C
25°C
0.5
18.0
20.0
0.0
3.0
G001
Figure 20. Quiescent Current
6.0
9.0
12.0
15.0
Input Voltage (V)
18.0
20.0
G001
Figure 21. Shutdown Current
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
9
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
STATIC DRAIN-SOURCE-RESISTANCE (RDSon)
vs
INPUT VOLTAGE
STATIC DRAIN-SOURCE-RESISTANCE (RDSon)
vs
INPUT VOLTAGE
100.0
200.0
160.0
125°C
RDSon Low−Side (mΩ)
RDSon High−Side (mΩ)
180.0
140.0
120.0
85°C
100.0
25°C
80.0
−10°C
60.0
−40°C
40.0
80.0
125°C
60.0
85°C
25°C
40.0
−10°C
20.0
−40°C
20.0
0.0
0.0
3.0
6.0
9.0
12.0
Input Voltage (V)
15.0
0.0
0.0
18.0 20.0
Output Current (A)
Output Voltage Ripple (V)
VOUT=3.3V,
L=2.2uH (XFL4020)
Cout=22uF
VIN=17V
VIN=5V
0.02
0.01
0.3
0.6
0.9
1.2 1.5 1.8 2.1
Output Current (A)
2.4
2.7
6
5.5
5
4.5
4
3.5
3
2.5
2
1.5
1
0.5
0
3
G001
−40°C
25°C
85°C
VOUT=3.3V
L=2.2uH (XFL4020)
Cout=22uF
4
5
6
7
G000
8
9 10 11 12 13 14 15 16 17
Input Voltage (V)
G000
Figure 24. Output Voltage Ripple
Figure 25. Maximum Output Current
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY
100
100
90
VIN=12V
90
VIN=5V
80
VIN=5V
80
VIN=12V
70
70
VIN=17V
PSRR (dB)
PSRR (dB)
18.0 20.0
OUTPUT CURRENT
vs
INPUT VOLTAGE
VIN=12V
60
50
40
30
VIN=17V
60
50
40
30
20
20
VOUT=3.3V, IOUT=1A
L=2.2uH (XFL4020)
Cin=10uF, Cout=22uF
10
10
100
1k
10k
Frequency (Hz)
VOUT=3.3V, IOUT=0.1A
L=2.2uH (XFL4020)
Cin=10uF, Cout=22uF
10
100k
1M
0
10
G000
Figure 26. Power Supply Rejection Ratio, fSW=2.5MHz
10
15.0
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
0.03
0
9.0
12.0
Input Voltage (V)
Figure 23. Low-Side Switch Resistance
0.04
0
6.0
Figure 22. High-Side Switch Resistance
0.05
0
3.0
G001
100
1k
10k
Frequency (Hz)
100k
1M
G000
Figure 27. Power Supply Rejection Ratio, fSW=2.5MHz
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
OUTPUT VOLTAGE
vs
TIME
OUTPUT VOLTAGE
vs
TIME
Figure 28. PWM-PSM-Transition (VIN=12V, VOUT=3.3V with
50mV/div)
Figure 29. Load Transient Response (IOUT= 0.5 to 3 to 0.5
A, VIN=12V, VOUT=3.3V)
OUTPUT VOLTAGE
vs
TIME
OUTPUT VOLTAGE
vs
TIME
Figure 30. Load Transient Response of Figure 29, rising
edge
Figure 31. Load Transient Response of Figure 29, falling
edge
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
11
TLV62130
SLVSB74 – FEBRUARY 2012
12
www.ti.com
OUTPUT VOLTAGE
vs
TIME
OUTPUT VOLTAGE
vs
TIME
Figure 32. Startup into 100mA (VIN=12V, VOUT=3.3V)
Figure 33. Startup into 3A (VIN=12V, VOUT=3.3V)
PWM SIGNALS
vs
TIME
POWER SAVE MODE SIGNALS
vs
TIME
Figure 34. Typical Operation in PWM Mode (IOUT=1A)
Figure 35. Typical Operation in Power Save Mode
(IOUT=10mA)
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
AMBIENT TEMPERATURE
vs
OUTPUT POWER
125
125
115
115
Free−Air Temperature (°C)
Free−Air Temperature (°C)
AMBIENT TEMPERATURE
vs
OUTPUT CURRENT
105
95
85
TLV62130 EVM
L=2.2uH (XFL4020)
VIN=12V, VOUT=3.3V
75
65
55
0
0.5
1
1.5
2
2.5
Output Current (A)
105
95
85
TLV62130 EVM
L=2.2uH(XFL4020)
VIN=12V, VOUT=3.3V
75
65
3
3.5
55
0
G000
Figure 36. Maximum Ambient Temperature (fSW=2.5MHz)
2
4
6
8
Output Power (W)
10
12
G000
Figure 37. Maximum Ambient Temperature (fSW=2.5MHz)
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
13
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
DETAILED DESCRIPTION
Device Operation
The TLV62130 synchronous switched mode power converters are based on DCS-Control™ (Direct Control with
Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of
hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage.
This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage.
It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate
response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The
internally compensated regulation network achieves fast and stable operation with small external components
and low ESR capacitors.
The DCS-ControlTM topology supports PWM (Pulse Width Modulation) mode for medium and heavy load
conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in
continuous conduction mode. This frequency is typically about 2.5MHz with a controlled frequency variation
depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain
high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the
load current. Since DCS-ControlTM supports both operation modes within one single building block, the transition
from PWM to Power Save Mode is seamless without effects on the output voltage. An internal current limit
supports nominal output currents of up to 3A.
The TLV62130 offers both excellent DC voltage and superior load transient regulation, combined with very low
output voltage ripple, minimizing interference with RF circuits.
Pulse Width Modulation (PWM) Operation
The TLV62130 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal
switching frequency of 2.5 MHz or 1.25MHz, selectable with the FSW pin. The frequency variation in PWM is
controlled and depends on VIN, VOUT and the inductance. The device operates in PWM mode as long the output
current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device
enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output
current becomes smaller than half the inductor's ripple current.
Power Save Mode Operation
The TLV62130's built in Power Save Mode will be entered seamlessly, if the load current decreases. This
secures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor
current is discontinuous.
In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency.
The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in
both directions.
TLV62130 includes a fixed on-time circuitry. This on-time, in steady-state operation, can be estimated as:
t ON =
VOUT
× 400ns
V IN
(1)
For very small output voltages, an absolute minimum on-time of about 80ns is kept to limit switching losses.
Using tON, the typical peak inductor current in Power Save Mode can be approximated by:
I LPSM ( peak ) =
(V IN - VOUT )
× t ON
L
(2)
When VIN decreases to typically 15% above VOUT, the TLV62130 won't enter Power Save Mode, regardless of
the load current. The device maintains output regulation in PWM mode.
14
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
100% Duty-Cycle Operation
The duty cycle of the buck converter is given by D=Vout/Vin and increases as the input voltage comes close to
the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch
100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal
setpoint. This allows the conversion of small input to output voltage differences, e.g. for longest operation time of
battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.
The minimum input voltage to maintain output voltage regulation, depending on the load current and the output
voltage level, can be calculated as:
VIN (min) = VOUT (min) + I OUT (RDS ( on ) + RL )
(3)
where
IOUT is the output current,
RDS(on) is the RDS(on) of the high-side FET and
RL is the DC resistance of the inductor used.
Enable / Shutdown (EN)
When Enable (EN) is set High, the device starts operation.
Shutdown is forced if EN is pulled Low with a shutdown current of typically 1.5µA. During shutdown, the internal
power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the
output voltage smoothly. An internal pull-down resistor of about 400kΩ is connected and keeps EN logic low, if
the pin is floating. It is disconnected if the pin is High.
Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple
power rails.
Soft Start / Tracking (SS/TR)
The internal soft start circuitry controls the output voltage slope during startup. This avoids excessive inrush
current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from
high-impedance power sources or batteries. When EN is set to start device operation, the device starts switching
after a delay of about 50µs and VOUT rises with a slope controlled by an external capacitor connected to the
SS/TR pin. See Figure 32 and Figure 33 for typical startup operation.
Connecting SS/TR directly to AVIN provides fastest startup behavior. The TLV62130 can start into a pre-biased
output. During monotonic pre-biased startup, the low-side MOSFET is not allowed to turn on until the device's
internal ramp sets an output voltage above the pre-bias voltage. As long as the output is below about 0.5V a
reduced current limit of typically 1.6A is set internally. If the device is set to shutdown (EN=GND), undervoltage
lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level.
Returning from those states causes a new startup sequence as set by the SS/TR connection.
A voltage supplied to SS/TR can be used for tracking a master voltage. The output voltage will follow this voltage
in both directions up and down (see APPLICATION INFORMATION).
Current Limit And Short Circuit Protection
The TLV62130 device is protected against heavy load and short circuit events. If a short circuit is detected
(VOUT drops below 0.5V), the current limit is reduced to 1.6A typically. If the output voltage rises above 0.5V,
the device will run in normal operation again. At heavy loads, the current limit determines the maximum output
current. If the current limit is reached, the high-side FET will be turned off. Avoiding shoot through current, the
low-side FET will be switched on to sink the inductor current. The high-side FET will turn on again, only if the
current in the low-side FET has decreased below the low side current limit threshold.
The output current of the device is limited by the current limit (see ELECTRICAL CHARACTERISTICS). Due to
internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic
current limit can be calculated as follows:
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
15
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
I peak ( typ ) = I LIMF +
VL
× t PD
L
(4)
where
ILIMF is the static current limit, specified in the ELECTRICAL CHARACTERISTICS,
L is the inductor value,
VL is the voltage across the inductor (VIN - VOUT) and
tPD is the internal propagation delay.
The current limit can exceed static values, especially if the input voltage is high and very small inductances are
used. The dynamic high side switch peak current can be calculated as follows:
I peak (typ ) = I LIMF +
(VIN - VOUT )× 30ns
L
(5)
Power Good (PG)
The TLV62130 has a built in power good (PG) function to indicate whether the output voltage has reached its
appropriate level or not. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an
open-drain output that requires a pull-up resistor (to any voltage below 7V). It can sink 2mA of current and
maintain its specified logic low level. It is high impedance when the device is turned off due to EN, UVLO or
thermal shutdown.
Pin-Selectable Output Voltage (DEF)
The output voltage of the TLV62130 devices can be increased by 5% above the nominal voltage by setting the
DEF pin to High (1). When DEF is Low, the device regulates to the nominal output voltage. Increasing the nominal
voltage allows adapting the power supply voltage to the variations of the application hardware. More detailed
information on voltage margining using TLV62130 can be found in SLVA489. A pull down resistor of about
400kOhm is internally connected to the pin, to ensure a proper logic level if the pin is high impedance or floating.
The resistor is disconnected if the pin is High.
Frequency Selection (FSW)
To get high power density with very small solution size, a high switching frequency allows the use of small
external components for the output filter. However switching losses increase with the switching frequency. If
efficiency is the key parameter, more than solution size, the switching frequency can be set to half (1.25 MHz
typ.) by pulling FSW to High(1). Pull FSW to Low for high frequency operation (2.5 MHz typ.). Running with lower
frequency a higher efficiency, but also a higher output voltage ripple, is achieved. To get low ripple and full output
current at the lower switching frequency, it's recommended to use an inductor of at least 2.2uH. The switching
frequency can be changed during operation, if needed. A pull down resistor of about 400kOhm is internally
connected to the pin, to ensure a proper logic level if the pin is high impedance or floating. The resistor is
disconnected if the pin is High.
Under Voltage Lockout (UVLO)
If the input voltage drops, the under voltage lockout prevents misoperation of the device by switching off both the
power FETs. The under voltage lockout threshold is set typically to 2.7V. The device is fully operational for
voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts
operation again once the input voltage exceeds the threshold by a hysteresis of typically 200mV.
Thermal Shutdown
The junction temperature (Tj) of the device is monitored by an internal temperature sensor. If Tj exceeds 160°C
(typ), the device goes into thermal shut down. Both the high-side and low-side power FETs are turned off and PG
goes high impedance. When Tj decreases below the hysteresis amount, the converter resumes normal
operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented
on the thermal shut down temperature.
(1)
16
Maximum allowed voltage is 7V. Therefore, it's recommended to connect it to VOUT, not VIN.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
APPLICATION INFORMATION
The following information is intended to be a guideline through the individual power supply design process.
Programming The Output Voltage
The TLV62130 can be programmed for output voltages from 0.9V to 5V by using a resistive divider from VOUT
to AGND. The voltage at the FB pin is regulated to 800mV. The value of the output voltage is set by the selection
of the resistive divider from Equation 6 (see Figure 3). It is recommended to choose resistor values which allow a
current of at least 2uA, meaning the value of R2 shouldn't exceed 400kΩ. Lower resistor values are
recommended for highest accuracy and most robust design.
æV
ö
R1 = R 2 çç OUT - 1÷÷
è V REF
ø
(6)
In case the FB pin gets opened, the device clamps the output voltage at the VOS pin internally to about 7.4V.
External Component Selection
The external components have to fulfill the needs of the application, but also the stability criteria of the devices
control loop. The TLV62130 is optimized to work within a range of external components. The LC output filters
inductance and capacitance have to be considered together, creating a double pole, responsible for the corner
frequency of the converter (see Output Filter And Loop Stability). Table 1 can be used to simplify the output filter
component selection.
Table 1. Recommended LC Output Filter Combinations (1)
4.7µF
10µF
22µF
47µF
100µF
200µF
√
√
√
√
(2)
√
√
√
√
√
√
400µF
0.47µH
1µH
2.2µH
√
3.3µH
√
√
4.7µH
(1)
(2)
The values in the table are nominal values.
This LC combination is the standard value and recommended for most applications.
spacing
The TLV62130 can be run with an inductor as low as 1µH. FSW should be set Low in this case. However, for
applications running with the low frequency setting (FSW=High) or with low input voltages, 2.2µH is
recommended. More detailed information on further LC combinations can be found in SLVA463.
Inductor Selection
The inductor selection is affected by several effects like inductor ripple current, output ripple voltage,
PWM-to-PSM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate
saturation current and DC resistance (DCR). Equation 7 and Equation 8 calculate the maximum inductor current
under static load conditions.
spacing
I L(max) = I OUT (max) +
DI L(max) = VOUT
DI L(max)
2
V
æ
ç 1 - OUT
ç V IN (max)
×ç
L
×f
ç (min) SW
ç
è
(7)
ö
÷
÷
÷
÷
÷
ø
(8)
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
17
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
where
IL(max) is the maximum inductor current,
ΔIL is the Peak to Peak Inductor Ripple Current,
L(min) is the minimum effective inductor value and
fSW is the actual PWM Switching Frequency.
spacing
Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation
current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also
useful to get lower ripple current, but increases the transient response time and size as well. The following
inductors have been used with the TLV62130 and are recommended for use:
Table 2. List of Inductors
(1)
Type
Inductance [µH]
Current [A] (1)
Dimensions [LxBxH]
mm
MANUFACTURER
XFL4020-102ME_
1.0 µH, ±20%
4.7
4 x 4 x 2.1
Coilcraft
XFL4020-152ME_
1.5 µH, ±20%
4.2
4 x 4 x 2.1
Coilcraft
XFL4020-222ME_
2.2 µH, ±20%
3.8
4 x 4 x 2.1
Coilcraft
IHLP1212BZ-11
1.0 µH, ±20%
4.5
3 x 3.6 x 2
Vishay
IHLP1212BZ-11
2.2 µH, ±20%
3.0
3 x 3.6 x 2
Vishay
SRP4020-3R3M
3.3µH, ±20%
3.3
4.8 x 4 x 2
Bourns
VLC5045T-3R3N
3.3µH, ±30%
4.0
5 x 5 x 4.5
TDK
Lower of IRMS at 40°C rise or ISAT at 30% drop.
spacing
The inductor value also determines the load current at which Power Save Mode is entered:
I load ( PSM ) =
1
DI L
2
(9)
Using Equation 8, this current level can be adjusted by changing the inductor value.
Capacitor Selection
Output Capacitor
The recommended value for the output capacitor is 22uF. The architecture of the TLV62130 allows the use of
tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output
voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow
capacitance variation with temperature, it's recommended to use X7R or X5R dielectric. Using a higher value can
have some advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see
SLVA463).
Note: In power save mode, the output voltage ripple depends on the output capacitance, its ESR and the peak
inductor current. Using ceramic capacitors provides small ESR and low ripple.
Input Capacitor
For most applications, 10µF will be sufficient and is recommended, though a larger value reduces input current
ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter
from the supply. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed
between PVIN and PGND as close as possible to those pins. Even though AVIN and PVIN must be supplied
from the same input source, it's required to place a capacitance of 0.1uF from AVIN to AGND, to avoid potential
noise coupling. An RC, low-pass filter from PVIN to AVIN may be used but is not required.
18
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
Soft Start Capacitor
A capacitance connected between SS/TR pin and AGND allows a user programmable start-up slope of the
output voltage. A constant current source supports 2.5µA to charge the external capacitance. The capacitor
required for a given soft-start ramp time for the output voltage is given by:
C SS = t SS ×
2.5mA
1.25V
[F ]
(10)
where
CSS is the capacitance (F) required at the SS/TR pin and
tSS is the desired soft-start ramp time (s).
spacing
NOTE
DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which will
have a strong influence on the final effective capacitance. Therefore the right capacitor
value has to be chosen carefully. Package size and voltage rating in combination with
dielectric material are responsible for differences between the rated capacitor value and
the effective capacitance.
spacing
Tracking Function
If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external
tracking voltage. The output voltage tracks that voltage. If the tracking voltage is between 50mV and 1.2V, the
FB pin will track the SS/TR pin voltage as described in Equation 11 and shown in Figure 38.
spacing
VFB » 0.64 × VSS / TR
(11)
VSS/TR
[V]
1.2
0.8
0.4
0.2
0.4
0.6
0.8
VFB [V]
Figure 38. Voltage Tracking Relationship
This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside
the recommended operating conditions. When driving the SS/TR pin with an external voltage, do not exceed the
voltage rating of the SS/TR pin which is VIN+0.3V.
If the input voltage drops into undervoltage lockout or even down to zero, the output voltage will go to zero,
independent of the tracking voltage. Figure 39 shows how to connect devices to get ratiometric and simultaneous
sequencing by using the tracking function.
spacing
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
19
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
VOUT1
PVIN
SW
AVIN
VOS
EN
PG
TLV62130
SS/TR
FB
DEF
AGND
FSW
PGND
PVIN
SW
AVIN
VOS
VOUT2
R1
PG
EN
TLV62130
SS/TR
R2
FB
DEF
AGND
FSW
PGND
Figure 39. Sequence for Ratiometric and Simultaneous Startup
The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower or the same as
VOUT1.
A sequential startup is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. Ratiometric start
up sequence happens if both supplies are sharing the same soft start capacitor. Equation 10 calculates the soft
start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing
circuits are found in SLVA470.
Note: If the voltage at the FB pin is below its typical value of 0.8V, the output voltage accuracy may have a wider
tolerance than specified.
Output Filter And Loop Stability
The TLV62130 is internally compensated to be stable with L-C filter combinations corresponding to a corner
frequency to be calculated with Equation 12:
f LC =
1
2p L × C
(12)
Proven nominal values for inductance and ceramic capacitance are given in Table 1 and are recommended for
use. Different values may work, but care has to be taken on the loop stability which will be affected. More
information including a detailed LC stability matrix can be found in SLVA463.
The TLV62130 device includes an internal 25pF feedforward capacitor, connected between the VOS and FB
pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors
of the feedback divider, per equation Equation 13 and Equation 14:
spacing
f zero =
1
2p × R1 × 25 pF
(13)
spacing
f pole =
1
2p × 25 pF
æ 1
1 ö
÷÷
× çç
+
R
R
2 ø
è 1
(14)
spacing
20
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
Though the TLV62130 is stable without the pole and zero being in a particular location, adjusting their location to
the specific needs of the application can provide better performance in Power Save mode and/or improved
transient response. An external feedforward capacitor can also be added. A more detailed discussion on the
optimization for stability vs. transient response can be found in SLVA289 and SLVA466.
Layout Considerations
A proper layout is critical for the operation of a switched mode power supply, even more at high switching
frequencies. Therefore the PCB layout of the TLV62130 demands careful attention to ensure operation and to
get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability
and accuracy weaknesses, increased EMI radiation and noise sensitivity.
Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load
current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for
wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC
pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an
alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.
Also sensitive nodes like FB and VOS should be connected with short wires, not nearby high dv/dt signals (e.g.
SW). As they carry information about the output voltage, they should be connected as close as possible to the
actual output voltage (at the output capacitor). Signals not assigned to power transmission (e.g. feedback divider,
SS/TR capacitor) should refer to the signal ground (AGND) and always be separated from the power ground
(PGND).
In summary, the input capacitor should be placed as close as possible to the PVIN and PGND pins of the IC.
This connections should be done with wide and short traces. The output capacitor should be placed such that its
ground is as close as possible to the IC's PGND pins - avoiding additional voltage drop in traces. This connection
should also be made short and wide. The inductor should be placed close to the SW pin and connect directly to
the output capacitor - minimizing the loop area between the SW pin, inductor, output capacitor and PGND pin.
The feedback resistors, R1 and R2, should be placed close to the IC and connect directly to the AGND and FB
pins. Those connections (including VOUT) to the resistors and even more to the VOS pin should stay away from
noise sources, such as the inductor. The VOS pin should connect in the shortest way to VOUT at the output
capacitor, while the VOUT connection to the feedback divider can connect at the load. The capacitor on the
SS/TR pin should be kept close to the IC and its return should be connected to AGND
See Figure 40 for the recommended layout of the TLV62130. AGND is connected to the Exposed Thermal Pad,
which is also connected to PGND and internal metal layers to get best thermal performance. The regulation loop
is closed from COUT directly to AGND with vias down to the AGND bottom layer. More detailed information can
be found in the EVM Users Guide, SLAU416.
The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve
appropriate power dissipation. Although the Exposed Thermal Pad can be connected to a floating circuit board
trace, the device will have better thermal performance if it is connected to a larger ground plane. The Exposed
Thermal Pad is electrically connected to AGND.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
21
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
AGND
R2
C
8
C
PVIN
AVIN
7
R1
6
5
9
4
10
3
11
2
12
1
13
CIN
14
15
PG
16
EN
L1
to
AGND
VOUT
COUT
to
AGND
PGND
Figure 40. Layout Example
THERMAL INFORMATION
Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires
special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added
heat sinks and convection surfaces, and the presence of other heat-generating components affect the
power-dissipation limits of a given component.
Three basic approaches for enhancing thermal performance are listed below:
• Improving the power dissipation capability of the PCB design
• Improving the thermal coupling of the component to the PCB by soldering the Exposed Thermal Pad
• Introducing airflow in the system
For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics
Application Note (SZZA017), and (SPRA953).
The TLV62130 is designed for a maximum operating junction temperature (Tj) of 125°C. Therefore the maximum
output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by
the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of
the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To
get an improved thermal behavior, it's recommended to use top layer metal to connect the device with wide and
thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal
performance.
If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.
Experimental data, taken from the TLV62130 EVM, shows the maximum ambient temperature (without additional
cooling like airflow or heat sink), that can be allowed to limit the junction temperature to at most 125°C (see ).
22
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
Application Example As Power LED Supply
The TLV62130 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower
values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid
excessive power loss. Since this pin provides 2.5µA, the feedback pin voltage can be adjusted by an external
resistor per Equation 15. This drop, proportional to the LED current, is used to regulate the output voltage (anode
voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TLV62130.
Figure 41 shows an application circuit, tested with analog dimming:
spacing
(4 .. 17) V
2.2µH
PVIN
SW
AVIN
VOS
EN
4.7uF
PG
ADIM
22uF
TLV62130
SS/TR
187k
FB
DEF
AGND
FSW
PGND
0.1R
Figure 41. 3A Single LED Power Supply
The resistor at SS/TR sets the FB voltage to a level of about 300mV and is calculated from Equation 15.
spacing
V FB = 0.64 × 2.5mA × R SS / TR
(15)
spacing
The device now supplies a constant current, set by the resistor at the FB pin, by regulating the output voltage
accordingly. The minimum input voltage has to be rated according the forward voltage needed by the LED used.
More information is available in the Application Note SLVA451.
Application Example As Inverting Power Supply
The TLV62130 can be used as inverting power supply by rearranging external circuitry as shown in Figure 42. As
the former GND node now represents a voltage level below system ground, the voltage difference between VIN
and VOUT has to be limited for operation to the maximum supply voltage of 17V (see Equation 16).
spacing
V IN + VOUT £ V IN max
(16)
spacing
10uF
2.2µH
(3 .. 12)V
VIN
SW
AVIN
VOS
10uF
EN
100k
PG
FB
TLV62130
SS/TR
680k
22uF
130k
FB
DEF
PGND
FSW
AGND
-5V
Figure 42. -5V Inverting Power Supply
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
23
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
Typical Applications
spacing
spacing
spacing
1 / 2.2 µH
(5 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
5V / 3A
100k
PG
680k
22uF
TLV62130
FB
SS/TR
3.3nF
DEF
AGND
FSW
PGND
130k
Figure 43. 5V/3A Power Supply
spacing
spacing
spacing
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
3.3V / 3A
100k
PG
750k
22uF
TLV62130
FB
SS/TR
3.3nF
DEF
AGND
FSW
PGND
240k
Figure 44. 3.3V/3A Power Supply
spacing
spacing
spacing
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
2.5V / 3A
100k
PG
510k
22uF
TLV62130
SS/TR
3.3nF
FB
DEF
AGND
FSW
PGND
240k
Figure 45. 2.5V/3A Power Supply
spacing
spacing
spacing
24
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
TLV62130
SLVSB74 – FEBRUARY 2012
www.ti.com
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
1.8V / 3A
100k
PG
300k
22uF
TLV62130
FB
SS/TR
3.3nF
DEF
AGND
FSW
PGND
240k
Figure 46. 1.8V/3A Power Supply
spacing
spacing
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
1.5V / 3A
100k
PG
130k
22uF
TLV62130
FB
SS/TR
3.3nF
DEF
AGND
FSW
PGND
150k
Figure 47. 1.5V/3A Power Supply
spacing
spacing
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
1.2V / 3A
100k
PG
75k
22uF
TLV62130
FB
SS/TR
3.3nF
DEF
AGND
FSW
PGND
150k
Figure 48. 1.2V/3A Power Supply
spacing
spacing
1 / 2.2 µH
(4 .. 17)V
10uF
PVIN
SW
AVIN
VOS
EN
PG
1V / 3A
100k
51k
22uF
TLV62130
SS/TR
3.3nF
FB
DEF
AGND
FSW
PGND
200k
Figure 49. 1V/3A Power Supply
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): TLV62130
25
PACKAGE OPTION ADDENDUM
www.ti.com
5-Mar-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
TLV62130RGTR
ACTIVE
QFN
RGT
16
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
TLV62130RGTT
ACTIVE
QFN
RGT
16
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
Samples
(Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Mar-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TLV62130RGTR
QFN
RGT
16
3000
330.0
12.4
3.3
3.3
1.1
8.0
12.0
Q2
TLV62130RGTT
QFN
RGT
16
250
180.0
12.4
3.3
3.3
1.1
8.0
12.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Mar-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TLV62130RGTR
QFN
RGT
16
3000
552.0
346.0
36.0
TLV62130RGTT
QFN
RGT
16
250
552.0
185.0
36.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated