DATA SHEET MOS INTEGRATED CIRCUIT µPD78F4046 16-BIT SINGLE-CHIP MICROCONTROLLER DESCRIPTION The µPD78F4046 is a product of the µPD784046 Subseries in the 78K/IV Series. The µPD78F4046 has flash memory in place of the internal ROM of the µPD784046. The incorporation of flash memory allows a program to be written or erased while mounted on the target board. Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before designing. µPD784046 Subseries User’s Manual Hardware: U11515E 78K/IV Series User’s Manual Instruction: U10905E FEATURES • • • • • 78K/IV Series Pin compatible with µPD784044, 784046 (except V PP pin) Flash memory: 64 KB Internal RAM: 2048 bytes Operable with the same supply voltage as that of the mask ROM version: VDD = 4.5 to 5.5 V APPLICATIONS • Water heaters, vending machines, etc. • FA fields such as robots, automated machine tools, etc. ORDERING INFORMATION Part Number µPD78F4046GC-3B9 Package 80-pin plastic QFP (14 × 14 mm) The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information. Document No. U11447EJ2V0DS00 (2nd edition) Date Published August 2000 N CP(K) Printed in Japan The mark shows major revised points. © 1996, 2000 µPD78F4046 78K/IV SERIES LINEUP : Products in mass production : Products under development I2C bus supported Standard models µ PD784038Y µPD784038 µPD784026 Multimaster I2C bus supported µ PD784225Y µPD784225 Expanded internal memory capacity, pin compatible with µPD784026 80 pins, ROM correction added Multimaster I2C bus supported µPD784216Y/ µPD784216AY µPD784216/ µPD784216A 100 pins, enhanced I/O, expanded internal memory capacity Multimaster I2C bus supported µPD784218Y/ µ PD784218AY µPD784218/ µPD784218A Enhanced A/D, 16-bit timer, power management Expanded internal memory capacity, ROM correction added µPD784054 µPD784046 On-chip 10-bit A/D ASSP models µPD784967 µ PD784956A µPD784938A For DC inverter control µPD784908 µ PD784908 with enhanced functions, expanded internal memory capacity, ROM correction added On-chip IEBusTM controller Multimaster I2C bus supplied µPD784928Y µPD784915 Software servo control, on-chip analog circuit for VCR, enhanced timer µPD784928 µPD784915 with enhanced functions µPD784976A On-chip VFD controller/driver 2 Data Sheet U11447EJ2V0DS00 Enhanced functions of the µPD784938A, enhanced I/O and internal memory capacity µPD78F4046 OVERVIEW OF FUNCTIONS Item Function Number of basic instructions (mnemonics) 113 General-purpose registers 8 bits × 16 registers × 8 banks, or 16 bits × 8 registers × 8 banks (memory mapping) Minimum instruction execution time 125 ns (@16 MHz operation with internal clock) Internal Flash memory 64 KB memory RAM Memory space I/O ports 2048 bytes 1 MB with program/data combined Total 65 Input 17 I/O 48 Pins with Pins with ancillary pull-up functionsNote resistors 29 Real-time output port 4 bits × 1 Timers Timer 0: (16 bits) Timer counter × 1 Capture/compare register × 4 Pulse output • Toggle output • Set/reset output Timer 1: (16 bits) Timer counter × 1 Compare register × 2 Pulse output • Toggle output • Set/reset output Timer/event counter 2: Timer counter × 1 (16 bits) Compare register × 2 Pulse output • Toggle output • PWM/PPG output Timer/event counter 3: Timer counter × 1 (16 bits) Compare register × 2 Pulse output • Toggle output • PWM/PPG output Timer counter × 1 Compare register × 2 Timer 4: (16 bits) Pulse output • Real-time output (4 bits × 1) A/D converter 10-bit resolution × 16 channels Serial interface UART/IOE (3-wire serial I/O): 2 channels (with baud rate generator) Watchdog timer 1 channel Interrupts Sources 27 (internal: 23, external: 8 (internal/external: 4)) + BRK instruction Software BRK instruction Non-maskable Internal: 1, external: 1 Maskable Internal: 22, external: 7 (internal/external: 4) • 4 programmable priority levels • 3 service modes: vectored interrupt/macro service/context switching Bus sizing 8-bit/16-bit external data bus width selectable Standby HALT/STOP/IDLE modes Supply voltage VDD = 4.5 to 5.5 V Package 80-pin plastic QFP (14 × 14 mm) Note The pins with ancillary functions are included in the I/O pins. Data Sheet U11447EJ2V0DS00 3 µPD78F4046 CONTENTS 1. DIFFERENCES AMONG µPD784046 SUBSERIES ........................................................................... 5 2. PIN CONFIGURATION (TOP VIEW) ................................................................................................... 6 3. SYSTEM CONFIGURATION EXAMPLE (AC SERVO MOTOR CONTROL) .................................... 8 4. BLOCK DIAGRAM ...............................................................................................................................9 5. PIN FUNCTIONS ................................................................................................................................ 10 5.1 Port Pins .................................................................................................................................................... 10 5.2 Non-Port Pins ............................................................................................................................................ 12 5.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..................................................... 14 6. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) ........................................................... 16 7. FLASH MEMORY PROGRAMMING ................................................................................................. 17 7.1 Selecting Communication Mode ............................................................................................................ 17 7.2 Function of Flash Memory Programming ............................................................................................. 18 7.3 Connection of Flashpro II and Flashpro III ........................................................................................... 18 7.4 Cautions When Writing to Flash Memory ............................................................................................. 19 8. ELECTRICAL SPECIFICATIONS ...................................................................................................... 21 9. PACKAGE DRAWING ........................................................................................................................32 10. RECOMMENDED SOLDERING CONDITIONS ............................................................................... 33 APPENDIX A. DEVELOPMENT TOOLS ................................................................................................34 APPENDIX B. RELATED DOCUMENTS ............................................................................................... 37 4 Data Sheet U11447EJ2V0DS00 µPD78F4046 1. DIFFERENCES AMONG µPD784046 SUBSERIES The only difference between the µ PD784044 and µ PD784046 is the internal memory capacity. The µ PD78F4046 is a version of the µ PD784046 with the internal ROM replaced by flash memory. The differences are shown in Table 1-1. Table 1-1. Differences Among µPD784046 Subseries Part Number µPD784044 Item µPD784046 Internal ROM 32 KB (mask ROM) 64 KB (mask ROM) Internal RAM 1024 bytes 2048 bytes Function of pin 57 MODE µ PD78F4046 64 KB (flash memory) MODE/V PP Data Sheet U11447EJ2V0DS00 5 µPD78F4046 2. PIN CONFIGURATION (TOP VIEW) • 80-pin plastic QFP (14 × 14 mm) P23/INTP2/TO02 RESET P24/INTP3/TO03 P25/INTP4 P26/INTP5/TI2 P27/INTP6/TI3 CLKOUT VSS X1 X2 VDD AVSS P80/ANI8 P81/ANI9 P82/ANI10 P83/ANI11 P84/ANI12 P85/ANI13 P86/ANI14 P87/ANI15 µPD78F4046GC-3B9 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 P70/ANI0 1 60 P22/INTP1/TO01 P71/ANI1 2 59 BWD P72/ANI2 3 58 P21/INTP0/TO00 P73/ANI3 4 57 MODE/VPP P74/ANI4 5 56 P20/NMI P75/ANI5 6 55 VSS P76/ANI6 7 54 VDD P77/ANI7 8 53 P13/TO31 AVREF 9 52 P12/TO30 AVDD 10 51 P11/TO21 VSS 11 50 P10/TO20 VDD 12 49 P03/RTP3 P47/AD7 13 48 P02/RTP2 P46/AD6 14 47 P01/RTP1 P45/AD5 15 46 P00/RTP0 P44/AD4 16 45 P37/ASCK2/SCK2 P43/AD3 17 44 P36/TxD2/SO2 P42/AD2 18 43 P35/RxD2/SI2 P41/AD1 19 42 P34/ASCK/SCK1 P40/AD0 20 41 P33/TxD/SO1 Caution 6 P32/RxD/SI1 P31/TO11 P30/TO10 P94/WAIT P93/ASTB P92/HWR P91/LWR P90/RD P63/A19 P62/A18 P61/A17 P60/A16 P57/AD15 P56/AD14 P55/AD13 P54/AD12 P53/AD11 P52/AD10 P51/AD9 P50/AD8 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Connect the MODE/VPP pin directly to VSS in normal operation mode. Data Sheet U11447EJ2V0DS00 µPD78F4046 P00 to P03: Port 0 AD0 to AD15: P10 to P13: Port 1 A16 to A19: Address Bus P20 to P27: Port 2 RD: Read Strobe P30 to P37: Port 3 LWR: Low Address Write Strobe P40 to P47: Port 4 HWR: High Address Write Strobe P50 to P57: Port 5 ASTB: Address Strobe P60 to P63: Port 6 WAIT: Wait P70 to P77: Port 7 BWD: Bus Width Definition P80 to P87: Port 8 MODE: Mode P90 to P94: Port 9 CLKOUT: Clock Out RTP0 to RTP3: Real-Time Port X1, X2: Crystal NMI: Nonmaskable Interrupt RESET: Reset INTP0 to INTP6: Interrupt from Peripherals ANI0 to ANI15: Analog Input TO00 to TO03, TO10, TO11: TO20, TO21, TO30, TO31: Timer Output Address/Data Bus AV REF: Analog Reference Voltage AV DD: Analog Power Supply TI2, TI3: Timer Input AV SS : Analog Ground RxD, RxD2: Receive Data V DD: Power Supply TxD, TxD2: Transmit Data V PP: Programming Power Supply ASCK, ASCK2: Asynchronous Serial Clock V SS: Ground SI1, SI2,: Serial Input SO1, SO2: Serial Output SCK1, SCK2: Serial Clock Data Sheet U11447EJ2V0DS00 7 µPD78F4046 3. SYSTEM CONFIGURATION EXAMPLE (AC SERVO MOTOR CONTROL) µ PD78F4046 Control panel External tester TO10, TO11, TO20, TO21 Port Display Keypad I/O port INTP0 to INTP4 ANI0 to ANI7 UART INTP5 CPU-to-CPU communication Current/voltage sensor signal input circuit Limit switch 3-wire serial I/O AD0 to AD15 WDT Flash memory 64 KB 8 AC motor Port ANI8 to ANI15 I/O interface circuit Driver/switching circuit RAM 2048 bytes Macro service function Data Sheet U11447EJ2V0DS00 Encoder pulse counter Rotary encoder interface Rotary encoder µPD78F4046 4. BLOCK DIAGRAM NMI INTP0 to INTP6 INTP0 to INTP3 TO00 to TO03 TO10, TO11 INTP5/TI2 TO20, TO21 INTP6/TI3 TO30, TO31 Programmable interrupt controller UART/IOE1 Baud rate generator Timer 0 (16 bits) UART/IOE2 78K/IV CPU core Timer 4 (16 bits) RxD2/SI2 TxD2/SO2 ASCK2/SCK2 BUS I/F BWD AD0 to AD15 A16 to A19 RD LWR, HWR ASTB WAIT Flash memory Timer/event counter 3 (16 bits) ASCK/SCK1 Baud rate generator Timer 1 (16 bits) Timer/event counter 2 (16 bits) RxD/SI1 TxD/SO1 Port 0 P00 to P03 Port 1 P10 to P13 Port 2 P20 P21 to P27 Port 3 P30 to P37 Port 4 P40 to P47 Port 5 P50 to P57 Port 6 P60 to P63 Port 7 P70 to P77 Port 8 P80 to P87 Port 9 P90 to P94 RAM RTP0 to RTP3 Real-time output port ANI0 to ANI15 AVDD AVSS A/D converter AVREF INTP4 System control Watchdog timer Data Sheet U11447EJ2V0DS00 CLKOUT RESET MODE/VPP X1 X2 VDD VSS 9 µPD78F4046 5. PIN FUNCTIONS 5.1 Port Pins (1/2) Pin Name I/O Alternate Function P00 to P03 I/O RTP0 to RTP3 Port 0 (P0): • 4-bit I/O port • Input/output can be specified in 1-bit units. • When used as an input port, an on-chip pull-up resistor can be specified by means of software. P10 I/O TO20 Port 1 (P1): P11 TO21 • 4-bit I/O port P12 TO30 • Input/output can be specified in 1-bit units. P13 TO31 P20 Input P21 I/O NMI Port 2 (P2): Input only INTP0/TO00 • 8-bit I/O port Input/output can be specified in P22 INTP1/TO01 P23 INTP2/TO02 P24 INTP3/TO03 P25 INTP4 P26 INTP5/TI2 P27 P30 Function 1-bit units. INTP6/TI3 I/O TO10 Port 3 (P3): P31 TO11 • 8-bit I/O port P32 RxD/SI1 • Input/output can be specified in 1-bit units. P33 TxD/SO1 P34 ASCK/SCK1 P35 RxD2/SI2 P36 TxD2/SO2 P37 ASCK2/SCK2 P40 to P47 I/O AD0 to AD7 Port 4 (P4): • 8-bit I/O port • Input/output can be specified in 1-bit units. • When used as an input port, an on-chip pull-up resistor can be specified by means of software. P50 to P57 I/O AD8 to AD15 Port 5 (P5): • 8-bit I/O port • Input/output can be specified in 1-bit units. • When used as an input port, an on-chip pull-up resistor can be specified by means of software. P60 to P63 I/O A16 to A19 Port 6 (P6): • 4-bit I/O port • Input/output can be specified in 1-bit units. • When used as an input port, an on-chip pull-up resistor can be specified by means of software. 10 Data Sheet U11447EJ2V0DS00 µPD78F4046 5.1 Port Pins (2/2) Pin Name I/O Alternate Function Function P70 to P77 Input ANI0 to ANI7 Port 7 (P7): • 8-bit input-only port P80 to P87 Input ANI8 to ANI15 Port 8 (P8): • 8-bit input-only port RD Port 9 (P9): P91 LWR • 5-bit I/O port P92 HWR • Input/output can be specified in 1-bit units. P93 ASTB • When used as an input port, an on-chip pull-up resistor can be P94 WAIT P90 I/O specified by means of software. Data Sheet U11447EJ2V0DS00 11 µPD78F4046 5.2 Non-Port Pins (1/2) Pin Name I/O RTP0 to RTP3 Output Alternate Function Function P00 to P03 Real-time output P20 Non-maskable interrupt request input INTP0 P21/TO00 External interrupt INTP1 P22/TO01 request input INTP2 P23/TO02 Capture trigger signal of CC02 INTP3 P24/TO03 Capture trigger signal of CC03 INTP4 P25 Conversion start trigger input of A/D converter INTP5 P26/TI2 INTP6 P27/TI3 NMI Input TO00 Output P21/INTP0 TO01 P22/INTP1 TO02 P23/INTP2 TO03 P24/INTP3 TO10 P30 TO11 P31 TO20 P10 TO21 P11 TO30 P12 TO31 P13 TI2 Input Capture trigger signal of CC00 Capture trigger signal of CC01 – Timer output from timer P26/INTP5 External count clock input to timer/event counter 2 TI3 P27/INTP6 External count clock input to timer/event counter 3 RxD P32/SI1 Serial data input (UART0) RxD2 P35/SI2 Serial data input (UART2) TxD Output P33/SO1 Serial data output (UART0) P36/SO2 Serial data output (UART2) P34/SCK1 Baud rate clock input (UART0) ASCK2 P37/SCK2 Baud rate clock input (UART2) SI1 P32/RxD Serial data input (3-wire serial I/O1) SI2 P35/RxD2 Serial data input (3-wire serial I/O2) P33/TxD Serial data output (3-wire serial I/O1) P36/TxD2 Serial data output (3-wire serial I/O2) TxD2 ASCK Input SO1 Output SO2 SCK1 I/O SCK2 AD0 to AD7 AD8 to AD15 Note A16 to A19 Note RD Note 12 Output P34/ASCK Serial clock input/output (3-wire serial I/O1) P37/ASCK2 Serial clock input/output (3-wire serial I/O2) P40 to P47 Lower multiplexed address/data bus for expanding memory externally P50 to P57 • When 8-bit bus is specified Higher address bus for expanding memory externally • When external 16-bit bus is specified Higher multiplexed address/data bus for expanding memory externally P60 to P63 Higher address bus for expanding memory externally P90 Read strobe to external memory The number of pins used as address bus pins differs depending on the external address space. Data Sheet U11447EJ2V0DS00 µPD78F4046 5.2 Non-Port Pins (2/2) Pin Name LWR I/O Output HWR Alternate Function Function P91 • When external 8-bit bus is specified Write strobe to external memory • When external 16-bit bus is specified Write strobe to external memory located at lower address P92 Write strobe to external memory located at higher address when external 16-bit bus is specified ASTB Output P93 Timing signal output that externally latches address information output from AD0 through AD15 pins to access external memory WAIT Input P94 Wait insertion BWD – MODE CLKOUT X1 X2 RESET VPP Output – Input – Connecting crystal resonator for system clock oscillation – – (clock can be input to X1). Input – Chip reset ANI0 to ANI7 P70 to P77 ANI8 to ANI15 P80 to P87 AV REF Bus width setting Connect directly to V SS in normal operation mode (for specification of IC test mode). – Clock output Analog voltage input for A/D converter – Reference voltage application for A/D converter AV DD – Positive power supply for A/D converter AV SS – GND for A/D converter V DD – Positive power supply V PP Input VSS – MODE Flash memory programming mode setting Applying high-voltage for program write/verify. – GND Data Sheet U11447EJ2V0DS00 13 µPD78F4046 5.3 Pin I/O Circuits and Recommended Connection of Unused Pins The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 5-1. For the I/O circuit configuration of each type, refer to Figure 5-1. Table 5-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins I/O Circuit Type I/O P00/RTP0 to P03/RTP3 Pin Name 5-A I/O P10/TO20 5 Recommended Connection of Unused Pins Input: Independently connect to V DD or VSS via a resistor. Output: Leave open. P11/TO21 P12/TO30 P13/TO31 P20/NMI 2 Input P21/INTP0/TO00 8 I/O P22/INTP1/TO01 Connect to VSS . Input: Independently connect to VDD or VSS via a resistor. Output: Leave open. P23/INTP2/TO02 P24/INTP3/TO03 P25/INTP4 P26/INTP5/TI2 P27/INTP6/TI3 P30/TO10 5 P31/TO11 P32/RxD/SI1 P33/TxD/SO1 P34/ASCK/SCK1 8 P35/RxD2/SI2 5 P36/TxD2/SO2 P37/ASCK2/SCK2 8 P40/AD0 to P47/AD7 5-A P50/AD8 to P57/AD15 P60/A16 to P63/A19 P70/ANI0 to P77/ANI7 9 Input Connect to VSS . P80/ANI8 to P87/ANI15 P90/RD 5-A I/O P91/LWR Input: Independently connect to V DD or VSS via a resistor. Output: Leave open. P92/HWR P93/ASTB P94/WAIT MODE 1 RESET 2 CLKOUT 3 AV REF Input Output – – – Leave open. Connect to VSS . AV SS AV DD Connect to VDD . Remark Since type numbers are standardized among the 78K Series products, they are not sequential in some models (i.e., some circuits are not provided). 14 Data Sheet U11447EJ2V0DS00 µPD78F4046 Figure 5-1. Pin I/O Circuits Type 1 Type 5-A VDD Pullup enable VDD P-ch P-ch VDD Data P-ch IN IN/OUT N-ch Output disable N-ch Input enable Type 2 Type 8 VDD Data P-ch IN/OUT IN Output disable N-ch Schmitt-triggered input with hysteresis characteristics Type 9 Type 3 VDD IN P-ch N-ch Comparator + – P-ch VREF (Threshold voltage) OUT N-ch Input enable Type 5 VDD Data P-ch IN/OUT Output disable N-ch Input enable Data Sheet U11447EJ2V0DS00 15 µPD78F4046 6. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting this register, the internal memory of the µ PD78F4046 can be mapped identically to that of a mask ROM version with a different internal memory (ROM and RAM) capacity. IMS is set with an 8-bit memory manipulation instruction. RESET input sets IMS to DEH. Figure 6-1. Internal Memory Size Switching Register (IMS) Format After reset: DEH Address: 0FFFCH IMS R/W 7 6 5 4 3 2 1 0 1 1 ROM1 ROM0 1 1 RAM1 RAM0 ROM1 ROM0 0 0 32 KB 0 1 64 KB Internal ROM Capacity Selection Setting prohibited Other than above RAM1 RAM0 Peripheral RAM Capacity Selection 0 1 768 bytes 1 0 1.5 KB Setting prohibited Other than above Table 6-1 shows the IMS setting values to make the memory mapping the same as that of the mask ROM versions. Table 6-1. Setting Values of Internal Memory Size Switching Register (IMS) Target Mask ROM Version IMS Setting Value µ PD784044, 784054 CDH Note µ PD784046 DEH Note When IMS is set to CDH, the peripheral RAM capacity of the µ PD78F4046 is 768 bytes, but that of the µ PD784044 or 784054 is 512 bytes. Consequently, when making a mask ROM version, be sure not to use 0FA00H through 0FAFFH in the peripheral RAM area of µ PD78F4046 (upon the execution of the LOCATION 0H instruction). 16 Data Sheet U11447EJ2V0DS00 µPD78F4046 7. FLASH MEMORY PROGRAMMING The flash memory can be written with the µ PD78F4046 mounted on the target board (on-board write). Writing is performed with the dedicated flash programmer Flashpro II (part number: FL-PR2) and Flashpro III (part number: FL-PR3, PG-FP3)) connected to the host machine and the target system. Remark Flashpro II and III are products of Naito Densei Machida Mfg. Co., Ltd.. 7.1 Selecting Communication Mode Writing to flash memory is performed using the Flashpro II and III via a serial communication mode. Select a serial communication mode from those listed in Table 7-1. The selection of the communication mode is made by using the format shown in Figure 7-1. Each communication mode is selected by the number of VPP pulses shown in Table 7-1. Table 7-1. List of Communication Modes Communication Mode Number of Channels 3-wire serial I/O 2 Pins Used P34/ASCK/SCK1 Number of VPP Pulses 0 P33/TxD/SO1 P32/RxD/SI1 P37/ASCK2/SCK2 1 P36/TxD2/SO2 P35/RxD2/SI2 UART 2 P33/TxD/SO1 8 P32/RxD/SI1 P36/TxD2/SO2 9 P35/RxD2/SI2 Figure 7-1. Format of Communication Mode Selection 10 V MODE/VPP VDD VSS RESET VDD VSS Data Sheet U11447EJ2V0DS00 17 µPD78F4046 7.2 Function of Flash Memory Programming Operations such as writing to flash memory are performed by various command/data transmission and reception operations according to the selected communication mode. Table 7-2 shows the major functions of flash memory programming. Table 7-2. Major Functions of Flash Memory Programming Function Description Batch erase Erases the entire memory contents. Block erase Erases the contents of the specified memory block, with one memory block consisting of 16 KB. Batch blank check Checks the erasure status of the entire memory. Block blank check Checks the erasure status of the specified block. Data write Writes to the flash memory based on the write start address and the amount of data to be written (number of bytes). Batch verify Compares the entire memory contents with the input data. Block verify Compares the contents of the specified memory block with the input data. 7.3 Connection of Flashpro II and Flashpro III The connection of the dedicated flash programmer and the µ PD78F4046 differs according to the communication mode (3-wire serial I/O or UART). The connection for each communication mode is shown in Figures 7-2 and 7-3. Figure 7-2. Connection of Flashpro II and Flashpro III in 3-Wire Serial I/O Mode VPP VDD RESET Flashpro II, Flashpro III SCK1 or SCK2 µPD78F4046 SI1 or SI2 SO1 or SO2 VSS Figure 7-3. Connection of Flashpro II and Flashpro III in UART Mode VPP VDD RESET Flashpro II, Flashpro III RxD or RxD2 TxD or TxD2 VSS 18 Data Sheet U11447EJ2V0DS00 µPD78F4046 µPD78F4046 7.4 Cautions When Writing to Flash Memory For writing data to the flash memory of the µ PD78F4046, use the prewrite and ECC functions. Moreover, set the flash programmer as follows when writing to flash memory using these functions. Either 1-bit or 8-bit memory manipulation instructions can be used to make these settings. (1) Using prewrite function To improve flash memory rewrite characteristics, prewriting is necessary before erasing. Prewriting involves writing 00H to all the data. This is performed to delete the bits that are already 1 in the data (erasure state), and to prevent further erasure stress. (2) Using ECC function When writing to the µ PD78F4046 and shipping it as a product, ECC data needs to be written in the ECC data area of flash memory. By writing ECC data and setting the ECC function, data writing can be performed correctly. <1> Creating ECC data Convert the EX file to an ECC-attached HEX file using the ECC generator included in the assembly package (Ver. 1.20 or later for PC). Download this ECC-attached HEX file to the flash programmer, and then write. [ECC data creating method] • Prepare the HEX file created by the object converter of the assembly package. • Convert it to the program data + HEX file using the ECC generator (ECCGEN.EXE) included in the assembly package. Example Convert the file “file.hex” to “file_ec.hex”. ec file.hex-ofile_ec.hex -a0ffffh, 10000h, 14000h, 14004h <2> Flash programmer (Flashpro II, Flashpro III) setting and writing Prewriting and ECC writing are performed by Flashpro II and Flashpro III. The setting method when using an earlier version than Flashpro II Ver. 2.50 is described below. Remark If using Flashpro II Ver. 2.50 or later or Flashpro III (PG-FP3 (Ver. 3.040 or later, products of NEC Corporation)), setting is not necessary. Setting is performed automatically by reading parameter files. Data Sheet U11447EJ2V0DS00 19 µPD78F4046 [When earlier version than Flashpro II Ver. 2.50 is used] a. Connect the PC and FL-PR2, then start up the control software “flashpro.exex”. b. Press the CTRL + GRPH (ART) + P keys at the same time. c. Check the check box of Pre-Write set. → Prewrite setting d. Press the OK button. e. Select Setting. f. Select Option. g. Check the ECC code area in the menu window. h. Input 14004 to ECC END ADDRESS ECC write setting i. Press the OK button. j. Press the TYPE button. k. Input 14004 to END ADDRESS l. Press the OK button [Writing method] a. Download the ECC-attached HEX file to the flash programmer. b. Set to chip mode and write using the E.P.V button. Do not use the Program command, since this will disable writing to ECC. 20 Data Sheet U11447EJ2V0DS00 µPD78F4046 8. ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings (TA = 25˚C) Parameter Symbol Ratings Unit VDD –0.5 to +7.0 V AV DD –0.5 to V DD + 0.5 V Supply voltage Conditions AV SS Input voltage V I1 Note 1 V I2 TEST/VPP pin in the programming mode Output voltage VO Output current, low I OL Output current, high I OH Analog input voltage A/D converter reference VIAN –0.5 to +0.5 V –0.5 to V DD + 0.5 ≤ 7.0 V –0.5 to +11.0 V –0.5 to V DD + 0.5 V All output pins 15 mA Total of all output pins 150 mA All output pins –10 mA Total of all output pins –100 mA AV DD > V DD –0.5 to V DD + 0.5 V VDD ≥ AV DD –0.5 to AV DD + 0.5 AV DD > VDD –0.5 to V DD + 0.5 VDD ≥ AV DD –0.5 to AV DD + 0.5 Note 2 AV REF input voltage V Operating ambient temperature TA –10 to +70 ˚C Storage temperature T stg –40 to +125 ˚C Notes 1. Pins other than the pins specified in Note 2. 2. Pins P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15 Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that the absolute maximum ratings are not exceeded. Recommended Operating Conditions Oscillation Frequency TA V DD 8 MHz ≤ f XX ≤ 32 MHz –10 to +70˚C 4.5 to 5.5 V Capacitance (TA = 25˚C, VSS = VDD = 0 V) MAX. Unit Input capacitance Parameter Symbol CI f = 1 MHz Conditions 10 pF Output capacitance CO Unmeasured pins returned to 0 V. 10 pF I/O capacitance CIO 10 pF Data Sheet U11447EJ2V0DS00 MIN. TYP. 21 µPD78F4046 Flash Memory Specifications (TA = +10 to +40˚C (rewriting), TA = –10 to +70˚C (other than rewriting)) Parameter Symbol V DD supply voltage VDD V PP supply voltage VPP Number of Note Conditions MIN. TYP. 4.5 VPP high-voltage detection 9.7 rewrites Note 10.0 MAX. Unit 5.5 V 10.3 V 10 Times If the number of flash memory rewrites exceeds 10, operation is not guaranteed. Oscillator Characteristics (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = 0 V) Resonator Recommended Circuit Ceramic resonator or crystal resonator VSS X1 C1 MIN. MAX. Unit Oscillation frequency (fXX ) 8 32 MHz X1 input frequency (f X ) 8 32 MHz X1 input rise/fall time 0 5 ns X1 input high-/low-level width 20 105 ns X2 C2 External clock X1 Parameter X2 OpenNote HCMOS inverter Note When the EXTC bit of the oscillation stabilization time specification register (OSTS) = 0. Input the reverse phase clock of pin X1 to pin X2 when the EXTC bit = 1. Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. • Keep the wiring length as short as possible. • Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. • Always make the ground point of the oscillator capacitor the same potential as VSS. Do not ground the capacitor to a ground pattern through which a high current flows. • Do not fetch signals from the oscillator. Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation. 22 Data Sheet U11447EJ2V0DS00 µPD78F4046 DC Characteristics (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = 0 V) Parameter Symbol Conditions MIN. TYP. MAX. Unit Input voltage, low V IL 0 0.8 V Input voltage, high V IH1 Note 1 2.2 VDD V V IH2 Note 2 0.8V DD VDD Output voltage, low VOL IOL = 2.0 mA Output voltage, high V OH IOH = –400 µ A Input leakage current ILI Note 3 I LIAN Note 4 Analog pin input leakage current Output leakage current VDD supply current 0.45 V 0 V ≤ V I ≤ V DD ±10 µA 0 V ≤ V I ≤ AVDD ±1 µA ±10 µA V DD – 1.0 I LO 0 V ≤ V O ≤ V DD I DD1 Operating mode (f XX = 32 MHz) 50 80 mA I DD2 HALT mode (f XX = 32 MHz) 30 60 mA I DD3 IDLE mode (f XX = 32 MHz) 10 20 mA Data retention voltage V DDDR STOP mode Data retention current I DDDR STOP mode V DDDR = 2.5 V 2.5 V DDDR = 5 V ±10% Pull-up resistor V RL 15 V 2 15 µA 15 50 µA 40 80 kΩ Notes 1. Pins other than the pins specified in Note 2 2. P20/NMI, P21/INTP0/TO00, P22/INTP1/TO01, P23/INTP2/TO02, P24/INTP3/TO03, P25/INTP4, P26/ INTP5/TI2, P27/INTP6/TI3, P34/ASCK/SCK1, P37/ASCK2/SCK2, X1, X2, RESET 3. Input and I/O pins (except X1 and X2, and P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15 used as analog inputs) 4. Pins P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15 (pins used as analog inputs, and only during a non-sampling operation) Data Sheet U11447EJ2V0DS00 23 µPD78F4046 AC Characteristics (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = 0 V) Read/write operation Parameter Symbol Expression MIN. MAX. Unit 62.5 250 ns System clock cycle time tCYK Address setup time (to ASTB↓) tSAST (0.5 + a) T – 20 11.2 ns Address hold time (from ASTB↓) tHSTA 0.5T – 20 11.2 ns ASTB high-level width tWSTH (0.5 + a) T – 17 14.2 ns RD↓ delay time from address tDAR (1 + a) T – 15 47.5 Address float time from RD↓ tFRA Data input time from address tDAID Data input time from RD↓ ns 0 ns (2.5 + a + n) T – 56 100.2 ns tDRID (1.5 + n) T – 48 45.7 ns Delay time from ASTB↓ to RD↓ tDSTR 0.5T – 16 Data hold time (from RD↑) tHRID Address active time from RD↑ tDRA RD low-level width 15.3 ns 0 ns 0.5T – 14 17.2 ns tWRL (1.5 + n) T – 30 63.7 ns Delay time from address to LWR, HWR↓ tDAW (1 + a) T – 15 47.5 Data output time from LWR, HWR↓ tDWOD Delay time from ASTB↓ to LWR, HWR↓ tDSTW 0.5T – 16 15.3 ns Data setup time (to LWR, HWR↑) tSODW (1.5 + n) T – 25 68.7 ns Data hold time (from LWR, HWR↑) tHWOD 0.5T – 14 17.2 ns Delay time from LWR, HWR↑ to ASTB↑ tDWST 1.5T – 15 78.8 ns LWR, HWR low-level width tWWL (1.5 + n) T – 36 57.7 ns WAIT↓ input time from address tDAWT (2 + a) T – 50 WAIT↓ input time from ASTB↓ tDSTWT 1.5T – 40 WAIT hold time from ASTB↓ tHSTWT (1.5 + n) T + 5 Delay time from ASTB↓ to WAIT↑ tDSTWTH (2.5 + n) T – 40 WAIT↓ input time from RD↓ tDRWT T – 40 WAIT hold time from RD↓ tHRWT (1 + n) T + 5 Delay time from RD↓ to WAIT↑ tDRWTH (1 + n) T – 40 WAIT↓ input time from LWR, HWR↓ tDWWT T – 40 WAIT hold time from LWR, HWR↓ tHWWT (1 + n) T + 5 Delay time from LWR, HWR↓ to WAIT↑ Note tDWWTH ns 15 (1 + n) T – 40 75 53.7 98.8 ns ns ns ns 116.2 Note ns 22.5 ns 67.5 ns 85 Note ns 22.5 ns 67.5 ns 85 Note ns Specification when an external wait is inserted Remarks 1. T = tCYK = 1/fCLK (fCLK is internal system clock frequency) 2. a = 1 when an address wait is inserted, otherwise 0. 3. n indicates the number of the wait cycles as specified by the external wait pin (WAIT) or programmable wait control registers 1, 2 (PWC1, PWC2). (n ≥ 0. n ≥ 1 for tDSTWTH, tDRWTH, tDWWTH). 4. Calculate values in the expression column with the system clock cycle time to be used because these values depend on the system clock cycle time (tCYK = T). The values in the above expression column are calculated based on T = 62.5 ns. 24 Data Sheet U11447EJ2V0DS00 µPD78F4046 Serial Operation (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = 0 V) Parameter Symbol Serial clock cycle time tCYSK Serial clock low-level width tWSKL Conditions tWSKH MAX. Unit SCK1, SCK2 output BRG TSFT ns SCK1, SCK2 input 500 ns 0.5TSFT–40 ns 210 ns 0.5TSFT–40 ns 210 ns External clock SCK1, SCK2 output BRG SCK1, SCK2 input Serial clock high-level width MIN. External clock SCK1, SCK2 output BRG SCK1, SCK2 input External clock SI1, SI2 setup time (to SCK1, SCK2↑) tSSSK 80 ns SI1, SI2 hold time (from SCK1, SCK2↑) tHSSK 80 ns Delay time from SCK1, SCK2↓ to SO1, SO2 output tDSBSK R = 1 kΩ, C = 100 pF 0 150 ns MIN. MAX. Unit Remarks 1. TSFT is a value set by software. The minimum value is tCYK × 8. 2. tCYK = 1/fCLK (fCLK is internal system clock frequency) Other Operations (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = 0 V) Parameter Symbol Conditions 10 µs INTP0 to INTP6 high-/low-level width t WITH, tWITL 4 tCYSMP TI2, TI3 high-/low-level width t WTIH , tWTIL 4 tCYSMP RESET high-/low-level width t WRSH, tWRSL 10 µs NMI high-/low-level width t WNIH, t WNIL Remarks 1. tCYSMP is a sampling clock set by software in the noise protection control register (NPC). When NIn = 0, tCYSMP = tCYK When NIn = 1, tCYSMP = tCYK × 4 2. tCYK = 1/fCLK (fCLK is internal system clock frequency) 3. NIn: Bit n of NPC (n = 0 to 6) AC Timing Test Points VDD 0.8VDD or 2.2 V Test points 0.8 V 0.8VDD or 2.2 V 0.8 V 0V Data Sheet U11447EJ2V0DS00 25 µPD78F4046 AD Converter Characteristics (TA = –10 to +70˚C, VDD = 4.5 to 5.5 V, VSS = AVSS = 0 V, VDD – 0.5 V ≤ AVDD ≤ VDD) Parameter Symbol Conditions Resolution Overall MIN. TYP. 10 error Note 1 Conversion time t CONV Sampling time t SAMP error Note 1 Full-scale errorNote 1 Integral linearity errorNote 1 Unit bit 4.5 V ≤ AV REF ≤ AV DD ±0.5 %FSRNote 2 3.4 V ≤ AV REF < 4.5 V ±0.7 %FSRNote 2 ±1/2 LSB Quantization error Zero-scale MAX. 80 ns ≤ t CYK ≤ 250 ns 169 t CYK 62.5 ns ≤ t CYK < 80 ns 208 t CYK 80 ns ≤ t CYK ≤ 250 ns 20 t CYK 62.5 ns ≤ t CYK < 80 ns 24 t CYK 4.5 V ≤ AV REF ≤ AV DD ±1.5 ±3.5 3.4 V ≤ AV REF < 4.5 V ±1.5 ±4.5 LSB 4.5 V ≤ AV REF ≤ AV DD ±1.5 ±3.5 LSB 3.4 V ≤ AV REF < 4.5 V ±1.5 ±4.5 LSB 4.5 V ≤ AV REF ≤ AV DD ±1.5 ±2.5 LSB 3.4 V ≤ AV REF < 4.5 V ±4.5 LSB Analog input voltage V IAN –0.3 AVREF + 0.3 V A/D converter reference input voltage AV REF 3.4 AV DD V AV REF current AI REF 1.0 3.0 mA AV DD supply current AI DD A/D converter data retention current AI DDDR Notes 1. 2. STOP mode 2.0 6.0 mA AV DDDR = 2.5 V 2 10 µA AV DDDR = 5 V ±10% 10 50 µA Excludes quantization error. Indicated as a ratio (%FSR) to the full-scale value. Remark tCYK = 1/fCLK (fCLK is the internal system clock frequency) 26 ±1.5 LSB Data Sheet U11447EJ2V0DS00 µPD78F4046 Read Operation (8 bits) tCYK (CLK) AD8 to AD15 (Output) Higher address tDAID tSAST AD0 to AD7 (I/O) Hi-Z Higher address Hi-Z Lower address (output) Data (input) tWSTH Hi-Z Lower address (output) Hi-Z tHRID ASTB (Output) tHSTA tFRA RD (Output) tDSTR tDRID tDRA tDAR tWRL tDSTWTH tHSTWT tDSTWT tDRWT tHRWT tDRWTH tDAWT WAIT (Input) Data Sheet U11447EJ2V0DS00 27 µPD78F4046 Write Operation (8 bits) tCYK (CLK) AD8 to AD15 (Output) Higher address Higher address tSAST AD0 to AD7 (Output) Lower address (output) Undefined Data (output) tHWOD tWSTH ASTB (Output) tDWST tHSTA LWR (Output) tDSTW tDWOD tDAW tSODW tWWL tDSTWTH tHSTWT tDSTWT tDAWT tHWWT tDWWTH tDWWT WAIT (Input) 28 Data Sheet U11447EJ2V0DS00 Lower address (output) µPD78F4046 Read Operation (16 bits) tCYK (CLK) tDAID tSAST AD8 to AD15 AD0 to AD7 (I/O) Hi-Z Hi-Z Address (output) Data (input) tWSTH Hi-Z Address (output) Hi-Z tHRID ASTB (Output) tHSTA tFRA RD (Output) tDSTR tDRA tDRID tDAR tWRL tDSTWTH tHSTWT tDSTWT tDRWT tHRWT tDRWTH tDAWT WAIT (Input) Data Sheet U11447EJ2V0DS00 29 µPD78F4046 Write Operation (16 bits) tCYK (CLK) AD8 to AD15 AD0 to AD7 (Output) tSAST Address (output) Undefined Data (output) tHWOD tWSTH ASTB (Output) tDWST tHSTA HWR, LWR (Output) tDSTW tDWOD tDAW tSODW tWWL tDSTWTH tHSTWT tDSTWT tDAWT tHWWT tDWWTH tDWWT WAIT (Input) 30 Data Sheet U11447EJ2V0DS00 Address (output) µPD78F4046 Serial Operation tCYSK tWSKH tWSKL SCK1, SCK2 tDSBSK SO1, SO2 SI1, SI2 tSSSK tHSSK Interrupt Input Timing tWNIH tWNIL 0.8VDD NMI 0.8 V tWITH tWITL 0.8VDD INTP0 to INTP6 0.8 V Reset Input Timing tWRSH tWRSL 0.8VDD RESET 0.8 V Timer Input Timing tWTIH tWTIL 0.8VDD TI2, TI3 0.8 V Data Sheet U11447EJ2V0DS00 31 µPD78F4046 9. PACKAGE DRAWING 80-PIN PLASTIC QFP (14x14) A B 41 40 60 61 detail of lead end S C D Q R 21 20 80 1 F G J H I M K P S N S L M NOTE ITEM Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition. MILLIMETERS A 17.2±0.4 B 14.0±0.2 C 14.0±0.2 D 17.2±0.4 F 0.825 G 0.825 H I 0.30±0.10 0.13 J 0.65 (T.P.) K L 1.6±0.2 0.8±0.2 M 0.15 +0.10 −0.05 N 0.10 P 2.7±0.1 Q 0.1±0.1 R 5°±5° S 3.0 MAX. S80GC-65-3B9-6 32 Data Sheet U11447EJ2V0DS00 µPD78F4046 10. RECOMMENDED SOLDERING CONDITIONS The µ PD78F4046 should be soldered and mounted under the following recommended conditions. For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact your NEC representative. Table 10-1. Surface Mounting Type Soldering Conditions µ PD78F4046GC-3B9: 80-pin plastic QFP (14 × 14 mm) Soldering Method Soldering Conditions Recommended Condition Symbol Infrared reflow Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 7 days Note (after 7 days, prebake at 125°C for 20 hours) IR35-207-2 VPS Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less, Exposure limit: 7 days Note (after 7 days, prebake at 125°C for 20 hours) VP15-207-2 Wave soldering Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days Note (after 7 days, prebake at 125°C for 20 hours) WS60-207-1 Partial heating Pin temperature: 300°C max., Time: 3 seconds max. (per pin row) Note – After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period. Caution Do not use different soldering methods together (except for partial heating). Data Sheet U11447EJ2V0DS00 33 µPD78F4046 APPENDIX A. DEVELOPMENT TOOLS The following development tools are available for system development using the µ PD78F4046. Refer to (5) Cautions on using development tools. (1) Language processing software RA78K4 Assembler package common to 78K/IV Series CC78K4 C compiler package common to 78K/IV Series DF784046 Device file for µPD784046 Subseries CC78K4-L C compiler library source file common to 78K/IV Series (2) Flash memory writing tools Flashpro II (Model FL-PR2), Flashpro III (Model FL-PR3, Dedicated flash programmer for microcontrollers incorporating flash memory PG-FP3) FA-80GC Adapter for flash memory programming (3) Debugging tools • When IE-78K4-NS in-circuit emulator is used IE-78K4-NS In-circuit emulator common to 78K/IV Series IE-70000-MC-PS-B Power supply unit for IE-78K4-NS IE-70000-98-IF-C Interface adapter necessary when a PC-9800 series PC (except notebook PC) is used as the host machine (C bus supported) IE-70000-CD-IF PC card and interface cable necessary when a PC-9800 series notebook PC is used as the host machine (PCMCIA socket supported) IE-70000-PC-IF-C Interface adapter necessary when an IBM PC/ATTM -compatible is used as the host machine (ISA bus supported) IE-784046-NS-EM1 Emulation board for emulating µ PD784046 Subseries NP-80GC Emulation probe for 80-pin plastic QFP (GC-3B9 type) EV-9200GC-80 Socket to be mounted on the board of the target system for 80-pin plastic QFP (GC-3B9 type) ID78K4-NS Integrated debugger for IE-78K4-NS SM78K4 System simulator common to 78K/IV Series DF784046 Device file for the µPD784046 Subseries 34 Data Sheet U11447EJ2V0DS00 µPD78F4046 • When using the IE-784000-R in-circuit emulator IE-784000-R In-circuit emulator common to 78K/IV Series IE-70000-98-IF-C Interface adapter necessary when a PC-9800 series PC (except notebook PC) is used as the host machine (C bus supported) IE-70000-PC-IF-C Interface adapter necessary when an IBM PC/AT-compatible is used as the host machine (ISA bus supported) IE-70000-PCI-IF Interface adapter necessary when PC that incorporates PCI bus is used as host machine IE-78000-R-SV3 Interface adapter and cable necessary when an EWS is used as the host machine IE-784000-R-EM Emulation board common to 78K/IV Series IE-784046-NS-EM1 IE-784046-R-EM1 Emulation board for emulating µ PD784046 Subseries IE-78K4-R-EX2 Emulation probe conversion board necessary when the IE-784046-NS-EM1 is used in the IE-784000-R. Not necessary when the IE-784046-R-EM1 is used. EP-78230GC-R Emulation probe for 80-pin plastic QFP (GC-3B9 type) EV-9200GC-80 Socket to be mounted on the board of the target system made for the 80-pin plastic QFP (GC-3B9 type) ID78K4 Integrated debugger for IE-784000-R SM78K4 System simulator common to 78K/IV Series DF784046 Device file for µPD784046 Subseries (4) Real-time OS RX78K/IV Real-time OS for 78K/IV Series MX78K4 OS for 78K/IV Series Data Sheet U11447EJ2V0DS00 35 µPD78F4046 (5) Cautions on using development tools • The ID78K4-NS, ID78K4, and SM78K4 are used in combination with the DF784046. • The CC78K4 and RX78K/IV are used in combination with the RA78K4 and DF784046. • FL-PR2, FL-PR3, FA-80GC, and NP-80GC are products of Naito Densei Machida Mfg. Co., Ltd. (TEL: +8144-822-3813). • The host machine and OS suitable for each software are as follows: Host Machine [OS] PC [Windows TM] PC-9800 series IBM PC/AT-compatible [Japanese/English Windows] Software EWS HP9000 series 700 TM [HP-UXTM ] SPARCstation TM [SunOSTM, Solaris TM] NEWS TM (RISC) [NEWS-OSTM ] RA78K4 √Note √ CC78K4 √Note √ ID78K4-NS √ – ID78K4 √ √ SM78K4 √ – RX78K/IV √Note √ MX78K4 √ √ Note 36 Note DOS-based software Data Sheet U11447EJ2V0DS00 µPD78F4046 APPENDIX B. RELATED DOCUMENTS Documents Related to Devices Document Document No. Japanese English µPD784044, 784046 Data Sheet U10951J U10951E µPD78F4046 Data Sheet U11447J This manual µPD784046 Subseries User’s Manual - Hardware U11515J U11515E µPD784046 Subseries Special Function Register Table U10986J 78K/IV Series User’s Manual - Instruction U10905J 78K/IV Series Instruction List U10594J – 78K/IV Series Instruction Set U10595J – 78K/IV Series Application Note - Software Basics U10095J – U10905E U10095E Documents Related to Development Tools (User’s Manuals) Document Document No. Japanese RA78K4 Assembler Package English Operation U11334J U11334E Language U11162J U11162E U11743J U11743E Operation U11572J U11572E Language U11571J U11571E IE-78K4-NS U13356J U13356E IE-784000-R U12903J U12903E IE-784046-NS-EM1 U13744J U13744E IE-784046-R-EM1 U11677J U11677E EP-78230 EEU-985 EEU-1515 RA78K4 Structured Assembler Preprocessor CC78K4 C Compiler SM78K4 System Simulator Windows Based Reference U10093J U10093E SM78K Series System Simulator External Part User Open U10092J Interface Specifications U10092E ID78K4-NS Integrated Debugger PC Based Reference U12796J U12796E ID78K4 Integrated Debugger Windows Based Reference U10440J U10440E ID78K4 Integrated Debugger HP-UX, SunOS, NEWS-OS Based Reference U11960J U11960E Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing. Data Sheet U11447EJ2V0DS00 37 µPD78F4046 Documents Related to Embedded Software (User’s Manuals) Document Document No. Japanese 78K/IV Series Real-Time OS 78K/IV Series OS MX78K4 English Fundamentals U10603J U10603E Installation U10604J U10604E Debugger U10364J – Fundamental U11779J – Other Documents Document Document No. Japanese SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM) English X13769X Semiconductor Device Mounting Technology Manual C10535J C10535E Quality Grades on NEC Semiconductor Devices C11531J C11531E NEC Semiconductor Device Reliability/Quality Control System C10983J C10983E Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) C11892J C11892E Guide to Microcomputer-Related Products by Third Parties U11416J Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing. 38 – Data Sheet U11447EJ2V0DS00 µPD78F4046 [MEMO] Data Sheet U11447EJ2V0DS00 39 µPD78F4046 [MEMO] 40 Data Sheet U11447EJ2V0DS00 µPD78F4046 [MEMO] Data Sheet U11447EJ2V0DS00 41 µPD78F4046 NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V DD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices. 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. PC/AT is a trademark of International Business Machines Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. Solaris and SunOS are trademarks of Sun Microsystems Inc. NEWS and NEWS-OS are trademarks of Sony Corporation. 42 Data Sheet U11447EJ2V0DS00 µPD78F4046 Regional Information Some information contained in this document may vary from country to country. Before using any NEC product in your application, pIease contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: • Device availability • Ordering information • Product release schedule • Availability of related technical literature • Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth) • Network requirements In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country. NEC Electronics Inc. (U.S.) NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd. Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288 Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580 Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044 NEC Electronics Hong Kong Ltd. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99 Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411 NEC Electronics (France) S.A. NEC Electronics Singapore Pte. Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Italiana s.r.l. NEC Electronics (Germany) GmbH Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics (France) S.A. NEC Electronics (Germany) GmbH Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490 NEC Electronics (UK) Ltd. NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951 NEC do Brasil S.A. Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829 J00.7 Data Sheet U11447EJ2V0DS00 43 µPD78F4046 The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such. • The information in this document is current as of July, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information. • No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document. • NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. • Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. • While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features. • NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application. "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc. The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application. (Note) (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries. (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above). M8E 00. 4 44