ETC TS272AIPT

TS272C,I,M
®
HIGH SPEED CMOS
DUAL OPERATIONAL AMPLIFIERS
.
.
..
.
OUTPUT VOLTAGE CAN SWING
GROUND
EXCELLENT PHASE MARGIN ON
CAPACITIVE LOADS
GAIN BANDWIDTH PRODUCT / 3.5MHz
STABLE AND LOW OFFSET VOLTAGE
THREE INPUT OFFSET VOLTAGE
SELECTIONS
TO
D
SO8
(Plastic Micropackage)
N
DIP8
(Plastic Package)
P
TSSOP8
(Thin Shrink Small Outline Package)
ORDER CODES
o
The TS272 series are low cost, low power dual
operational amplifiers designed to operate with
single or dual supplies. These operational amplifiers
use the SGS-THOMSON silicon gate CMOS process allowing an excellent consumption-speed ratio.
These series are ideally suited for low
consumption applications.
Three power consumptions are available allowing to
have always the best consumption-speed ratio :
● ICC= 10µA/amp. :
TS27L2 (very low power)
● ICC= 150µA/amp. :
TS27M2 (low power)
● ICC= 1mA/amp. :
TS272
(high speed)
o
N
D
P
0 C, +70 C
●
●
●
TS272I/AI/BI
-40oC, +125oC
●
●
●
TS272M/AM/BM
-55oC, +125oC
●
●
●
TS272C/AC/BC
DESCRIPTION
Package
Temperature
Range
Part Number
Example : TS272ACN
PIN CONNECTIONS (top view)
1
8
2
-
3
+
7
4
-
6
+
5
1 - Output 1
2 - Inverting Input 1
3 - Non-inverting Input 1
4-V
CC
These CMOS amplifiers offer very high input impedance and extremely low input currents. The major
advantage versus JFET devices is the very low input
currents drift with temperature (see figure 2).
August 1998
5 - Non-inverting Input 2
6 - Inverting Input 2
7 - Output 2
8 - V CC +
1/9
TS272C,I,M
BLOCK DIAGRAM
VCC
Current
source
xI
Input
differential
Second
stage
Output
stage
Output
VCC
E
E
MAXIMUM RATINGS
Symbol
VCC+
Parameter
Value
Unit
Supply Voltage - (note 1)
18
V
Vid
Differential Input Voltage - (note 2)
±18
V
Vi
Input Voltage - (note 3)
-0.3 to 18
V
IO
Output Current for VCC+ ≥ 15V
±30
mA
Iin
Input Current
±5
mA
Toper
o
Operating Free-Air Temperature Range
C
TS272C/AC/BC
TS272I/AI/BI
TS272M/AM/BM
Tstg
Storage Temperature Range
0 to +70
-40 to +125
-55 to +125
-65 to +150
o
C
Notes : 1. All voltage values, except differential voltage, are with respect to network ground terminal.
2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
OPERATING CONDITIONS
Symbol
VCC
+
Vicm
2/9
Parameter
Supply Voltage
Common Mode Input Voltage Range
Value
3 to 16
+
0 to VCC - 1.5
Unit
V
V
T20
T19
T17
T24
T21
T 18
R2
T 25
VCC
T 22
T 23
T 26
T29
T 28
T27
Input
T3
T1
T5
VCC
T4
T2
C1
Input
R1
T7
T6
T9
T8
T 13
T11
T 10
T 14
T 12
T16
Output
T 15
TS272C,I,M
SCHEMATIC DIAGRAM (for 1/2 TS272)
3/9
TS272C,I,M
ELECTRICAL CHARACTERISTICS
VCC+ = +10V, VCC- = 0V, Tamb = 25oC (unless otherwise specified)
Symbol
Parameter
TS272C/AC/BC
Min.
Vio
DVio
Iio
Iib
VOH
VOL
Avd
GBP
CMR
SVR
ICC
Typ.
Max.
1.1
0.9
0.25
10
5
2
12
6.5
3
Min.
Typ.
Max.
1.1
0.9
0.25
10
5
2
12
6.5
3.5
mV
Input Offset Voltage
VO = 1.4V, Vic = 0V TS272C/I/M
TS272AC/AI/AM
TS272BC/BI/BM
Tmin. ≤ Tamb ≤ Tmax. TS272C/I/M
TS272AC/AI/AM
TS272BC/BI/BM
Input Offset Voltage Drift
2
2
Input Offset Current - (note 1)
Vic = 5V, Vo = 5V
Tmin. ≤ Tamb ≤ Tmax.
1
1
Input Bias Current - (note 1)
Vic = 5V, Vo = 5V
Tmin. ≤ Tamb ≤ Tmax.
1
High Level Output Voltage
Vid = 100mV, RL = 10kΩ
Tmin. ≤ Tamb ≤ Tmax.
100
200
pA
1
150
300
V
8.2
8.1
8.4
8.2
8
8.4
mV
50
50
V/mV
10
7
Gain Bandwidth Product
Av = 40dB, RL = 10kΩ, CL = 100pF
fin = 100kHz
15
10
6
15
MHz
3.5
3.5
dB
Common Mode Rejection Ratio
Vo = 1.4V, Vic = 1V to 7.4V
65
80
65
80
Supply Voltage Rejection Ratio
+
VCC = 5V to 10V ,Vo = 1.4V
60
70
60
70
Supply Current (per amplifier)
Av = 1, no load, Vo = 5V
Tmin. ≤ Tamb ≤ Tmax.
o
µV/ C
pA
Low Level Output Voltage
Vid = -100mV
Large Signal Voltage Gain
Vo = 1V to 6V, RL = 10kΩ, Vic = 5V
Tmin. ≤ Tamb ≤ Tmax.
Unit
dB
1000
1500
1600
1000
1500
1700
µA
mA
Output Short Circuit Current
Vid = 100mV, Vo = 0V
60
60
Output Sink Current
Vid = -100mV, Vo = VCC
45
45
Slew-Rate at Unity Gain
RL = 10kΩ, CL= 100pF, Vi = 3 to 7V
5.5
5.5
∅m
Phase Margin at Unity Gain
Av = 40dB, RL = 10kΩ, CL= 100pF
40
40
Kov
Overshoot Factor
30
30
%
en
Equivalent Input Noise Voltage
f = 1kHz, RS = 100Ω
30
30
nV
√
Hz
Channel Separation
120
120
dB
Io
Isink
SR
VO1/VO2
mA
V/µs
Degrees
Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.
4/9
TS272I/AI/BI
TS272M/AM/BM
TS272C,I,M
TYPICAL CHARACTERISTICS
Figure 2 : Input Bias Current versus Free Air
Temperature
INPUT BIAS CURRENT, I IB (pA)
Figure 1 : Supply Current (each amplifier)
versus Supply Voltage
SUPPLY CURRENT, I CC (mA)
2.0
Tamb = 25˚C
AV = 1
VO = VCC / 2
1.5
1.0
0.5
0
4
8
12
SUPPLY VOLTAGE, VCC (V)
VCC = 3V
-10
-8
-6
-4
-2
OUTPUT CURRENT, I OH (mA)
0
OUTPUT VOLTAGE, V OL (V)
OUTPUT VOLTAGE, V OL (V)
V CC = 3V
V CC = 5V
T amb = 25˚C
V ic = 0.5V
V id = -100mV
1
2
OUTPUT CURRENT, I OL (mA)
75
100
125
T amb = 25˚C
V id = 100mV
VCC = 16V
12
VCC = 10V
8
4
-40
-30
-20
OUTPUT CURRENT, I
-10
0
OH (mA)
Figure 4b : ILow Level Output Voltage versus
Low Level Output Current
0.4
0.2
16
0
-50
1.0
0.6
50
20
0
Figure 4a : Low Level Output Voltage versus
Low Level Output Current
0.8
25
OUTPUT VOLTAGE, V OH (V)
OUTPUT VOLTAGE, V OH (V)
VCC = 5V
2
0
1
Figure 3b : IHigh Level Output Voltage versus
High Level Output Current
T amb = 25˚C
V id = 100mV
1
10
TEMPERATURE, T amb (˚C)
5
3
VCC = 10V
Vic = 5V
16
Figure 3a : High Level Output Voltage versus
High Level Output Current
4
100
3
3
V CC = 10V
VCC = 16V
2
1
0
T amb = 25˚C
V i = 0.5V
V id = -100mV
4
8
12
OUTPUT CURRENT, I
OL
16
(mA)
20
5/9
TS272C,I,M
TYPICAL CHARACTERISTICS (continued)
50
0
GAIN
30
45
PHASE
20
Phase
Margin
Tamb = 25˚C
VCC+ = 10V
R L = 10k Ω
C L = 100pF
A VCL = 100
10
0
-10
2
10
10
3
90
135
Gain
Bandwidth
Product
4
10
10 5
10
FREQUENCY, f (Hz)
180
6
10
PHASE (Degrees)
GAIN (dB)
40
7
(Degrees)
40
T amb = 25˚C
R L = 10kΩ
C L = 100pF
AV = 1
36
32
0
4
8
12
SUPPLY VOLTAGE, VCC (V)
16
Figure 9 : Slew Rates versus Supply Voltage
T amb = 25˚C
R L = 10k Ω
C L = 100pF
AV = 1
2
1
0
4
T amb = 25˚C
RL = 10k Ω
C L = 100pF
8
12
16
70
Tamb = 25˚C
R L = 10kΩ
AV = 1
VCC = 10V
60
SR
5
SR
3
50
40
30
0
20
40
60
80
CAPACITANCE, C L (pF)
100
Figure 10 : Input Voltage Noise versus Frequency
EQUIVALENT INPUT NOISE
VOLTAGE (nV/VHz)
SLEW RATES, SR (V/ µs)
7
6/9
3
φm
44
28
2
4
Figure 8 : Phase Margin versus Capacitive Load
PHASE MARGIN,
PHASE MARGIN, φ m (Degrees)
48
4
5
SUPPLY VOLTAGE, VCC (V)
Figure 7 : Phase Margin versus Supply Voltage
6
Figure 6 : Gain Bandwidth Product versus
Supply Voltage
GAIN BANDW. PROD., GBP (MHz)
Figure 5 : Open Loop Frequency Response and
Phase Shift
300
VCC = 10V
Tamb = 25˚C
R S = 100Ω
200
100
0
4
6
8
10
12
14
SUPPLY VOLTAGE, VCC (V)
16
1
100
10
FREQUENCY (Hz)
1000
TS272C,I,M
PM-DIP8.EPS
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC DIP
A
a1
B
b
b1
D
E
e
e3
e4
F
i
L
Z
Min.
Millimeters
Typ.
3.32
0.51
1.15
0.356
0.204
Max.
1.65
0.55
0.304
10.92
9.75
7.95
Min.
0.020
0.045
0.014
0.008
Max.
0.065
0.022
0.012
0.430
0.384
0.313
2.54
7.62
7.62
3.18
Inches
Typ.
0.131
0.100
0.300
0.300
6.6
5.08
3.81
1.52
0.125
0260
0.200
0.150
0.060
SO8.TBL
Dimensions
7/9
TS272C,I,M
PM-SO8.EPS
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO)
A
a1
a2
a3
b
b1
C
c1
D
E
e
e3
F
L
M
S
8/9
Min.
Millimeters
Typ.
0.1
0.65
0.35
0.19
0.25
Max.
1.75
0.25
1.65
0.85
0.48
0.25
0.5
Min.
Inches
Typ.
0.026
0.014
0.007
0.010
Max.
0.069
0.010
0.065
0.033
0.019
0.010
0.020
0.189
0.228
0.197
0.244
0.004
45o (typ.)
4.8
5.8
5.0
6.2
1.27
3.81
3.8
0.4
0.050
0.150
4.0
1.27
0.6
0.150
0.016
8o (max.)
0.157
0.050
0.024
SO8.TBL
Dimensions
TS272C,I,M
PACKAGE MECHANICAL DATA
8 PINS -THIN SHRINK SMALL OUTLINE PACKAGE
Dim.
Millimeters
Min.
Typ.
A
Inches
Max.
Min.
Typ.
1.20
A1
0.05
A2
0.80
1.00
Max.
0.05
0.15
0.01
1.05
0.031
0.006
0.039
0.041
b
0.19
0.30
0.007
0.15
c
0.09
0.20
0.003
0.012
D
2.90
3.00
3.10
0.114
0.118
4.30
4.40
4.50
0.169
0.173
8o
0o
0.75
0.09
E
E1
6.40
e
0.252
0.65
k
0o
l
0.50
0.60
0.122
0.177
0.025
8o
0.0236
0.030
ORDER CODE :
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems
without express written approval of STMicroelectronics.
© The ST logo is a trademark of STMicroelectronics
© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
9/9