ETC EDI8G322048C20MMC

EDI8G322048C
2048K x 32 Static RAM CMOS, High Speed Module
FEATURES
DESCRIPTION
•2048K x 32 bit CMOS Static
The EDI8G322048C is a high speed 64 megabit Static RAM
module organized as 2048K words by 32 bits. This module is
constructed from sixteen 1024K x 4 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.
•Random Access Memory
• Access Times: 20, 25, and 35ns
• Individual Byte Selects
Four chip enables (EØ-E3) and the highest order address line are
used to independently enable the four bytes as well as the low
or high block of addressable memory space. Reading or writing
can be executed on individual bytes or any combination of
multiple bytes through proper use of selects.
• Fully Static, No Clocks
• TTL Compatible I/O
•High Density Package
• 72 lead SIMM, No. 356 (Straight)
The EDI8G322048C is offered in a 72 lead SIMM package, which
enables 64 megabits of memory to be placed in less than 1.3
square inches of board space.
• Common Data Inputs and Outputs
•Single +5V (±10%) Supply Operation
All inputs and outputs are TTL compatible and operate from a
single 5V supply. Fully asynchronous circuitry requires no clocks
or refreshing for operation and provides equal access and cycle
times for ease of use.
Pins PD1- PD4, are used to identify module memory density in
applications where alternate modules can be interchanged.
PIN CONFIGURATION
PIN NAMES
AØ-A20
Address Inputs
EØ-E3
Chip Enables
W
Write Enable
G
Output Enable
DQØ-DQ31
Common Data
Input/Output
VCC
Power (+5V±10%)
VSS
Ground
NC
No Connection
8G322048C Pin Config.
June 2001 Rev. 1
ECO #14323
1
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
EDI8G322048C
BLOCK DIAGRAM
A0-A19
A20
E1\
E2\
DECODER
W\
G\
E3\
E4\
DECODER
A20
U1
1Mx4
DQ0-DQ3
U3
1Mx4
DQ4-DQ7
U9
1Mx4
DQ0-DQ3
U11
1Mx4
DQ4-DQ7
U2
1Mx4
DQ8-DQ11
U4
1Mx4
DQ12-DQ15
U10
1Mx4
DQ8-DQ11
U12
1Mx4
DQ12-DQ15
U5
1Mx4
DQ16-DQ19
U7
1Mx4
DQ20-DQ23
U13
1Mx4
DQ16-DQ19
U15
1Mx4
DQ20-DQ23
U6
1Mx4
DQ24-DQ27
U8
1Mx4
DQ28-DQ31
U14
1Mx4
DQ24-DQ27
U16
1Mx4
DQ28-DQ31
8G322048C
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
2
June 2001 Rev. 1
ECO #14323
EDI8G322048C
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to VSS
Operating Temperature TA (Ambient)
Commercial
Storage Temperature, Plastic
Power Dissipation
Output Current
RECOMMENDED DC OPERATING CONDITIONS
Parameter
Supply Voltage
Supply Voltage
Input High Voltage
Input Low Voltage
-0.5V to 7.0V
0°C to +70°C
-55°C to +125°C
7.0 Watts
20 mA
Sym
VCC
VSS
VIH
VIL
Min
4.5
0
2.2
-0.3
Typ
5.0
0
---
Max
5.5
0
6.0
0.8
Units
V
V
V
V
AC TEST CONDITIONS
*Stress greater than those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions greater than those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Levels
Output Load
VSS to 3.0V
5ns
1.5V
1TTL, CL = 30pF
(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)
DC ELECTRICAL CHARACTERISTICS
Parameter
Operating Power Supply Current
Standby (TTL) Power Supply Current
Full Standby Power Supply Current
CMOS
Input Leakage Current
Output Leakage Current
Output High Voltage
Output Low Voltage
Sym
ICC1
ICC2
ICC3
Conditions
W, E = VIL, II/O = 0mA, Min Cycle
E ³ VIH, VIN £ VIL or VIN ³ VIH
E ³ VCC-0.2V
VIN ³ VCC-0.2V or VIN £ 0.2V
VIN = 0V to VCC
V I/O = 0V to VCC
IOH = -4.0mA
IOL = 8.0mA
ILI
ILO
VOH
VOL
Min
--2.4
--
Typ Max Units
1750 mA
800
mA
160
mA
-----
±80
±20
-0.4
µA
µA
V
V
*Typical: TA = 25°C, VCC = 5.0V
TRUTH TABLE
E0
H
L
L
*
*
E1
H
L
L
*
*
E2
H
L
L
*
*
E3
H
L
L
*
*
W
H
H
L
L
H
G
H
L
H
H
L
Operational Comments
Disabled
Read Double Word
Write Double Word
Write One or More Bytes in Double Word
Read One or More Bytes in Double Word
*Each enable controls one byte (x8) within the x32 (doubleword) and one or more byte enables may be driven valid during this
operation.
CAPACITANCE
(f=1.0MHz, VIN=VCC or VSS)
Parameter
Address Lines
Data Lines
Chip Enable Line
Write Line
Sym
CI
CD/Q
CC
CN
Max
120
20
120
120
Unit
pF
pF
pF
pF
These parameters are sampled, not 100% tested.
June 2001 Rev. 1
ECO #14323
3
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
EDI8G322048C
AC CHARACTERISTICS READ CYCLE
Symbol
JEDEC Alt.
TAVAV TRC
TAVQV TAA
TELQV TACS
TELQX TCLZ
TEHQZ TCHZ
TAVQX TOH
TGLQV TOE
TGLQX TOLZ
TGHQZ TOHZ
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access
Chip Enable to Output in Low Z (1)
Chip Disable to Output in High Z (1)
Output Hold from Address Change
Output Enable to Output Valid
Output Enable to Output in Low Z (1)
Output Disable to Output in High Z(1)
20ns
Min Max
20
20
20
3
15
3
15
0
15
25ns
Min
25
35ns
Max
Min
35
25
25
3
3
17
3
3
17
0
0
17
Max Units
ns
35
ns
35
ns
ns
20
ns
ns
20
ns
ns
20
ns
Note 1: Parameter guaranteed, but not tested.
READ CYCLE 1 - W HIGH, G, E LOW
TAVAV
A
ADDRESS 1
ADDRESS 2
TAVQV
TAVQX
Q
DATA 1
DATA 2
8G322048C Rd Cyc1
READ CYCLE 2 - W HIGH
TAVAV
A
TAVQV
E
TELQV
TEHQZ
TELQX
G
TGLQV
TGHQZ
TGLQX
Q
8G322048C Rd Cyc2
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
4
June 2001 Rev. 1
ECO #14323
EDI8G322048C
AC CHARACTERISTICS WRITE CYCLE
Parameter
Write Cycle Time
Chip Enable to End of Write
Address Setup Time
Address Valid to End of Write
Write Pulse Width
Write Recovery Time
Data Hold Time
Write to Output in High Z (1)
Data to Write Time
Output Active from End of Write (1)
Symbol
JEDEC Alt.
TAVAV TWC
TELWH TCW
TWLEH TCW
TAVWL TAS
TAVEL TAS
TAVWH TAW
TAVEH TAW
TWLWH TWP
TELEH TWP
TWHAX TWR
TEHAX TWR
TWHDX TDH
TEHDX TDH
TWLQZ TWHZ
TDVWH TDW
TDVEH TDW
TWHQX TWLZ
Min
20
15
15
0
0
15
15
15
15
0
0
3
3
0
12
12
3
20ns
Max
8
Min
25
20
20
0
0
20
20
20
20
0
0
0
0
0
15
15
3
25ns
Max
12
35ns
Min Max
35
25
25
0
0
25
25
25
25
0
0
0
0
0
15
20
20
3
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note 1: Parameter guaranteed, but not tested.
WRITE CYCLE 1 - W CONTROLLED
TAVAV
A
E
TELWH
TWHAX
TAVWH
TWLWH
W
TAVWL
TDVWH
D
TWHDX
DATA VALID
TWHQX
TWLQZ
HIGH Z
Q
8G322048C Write Cyc1
June 2001 Rev. 1
ECO #14323
5
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
EDI8G322048C
WRITE CYCLE 2 - E CONTROLLED
TAVAV
A
TAVEL
TELEH
E
TAVEH
TEHAX
TWLEH
W
TDVEH
D
TEHDX
DATA VALID
HIGH Z
Q
8G322048C Write Cyc2
ORDERING INFORMATION
Part Number
EDI8G322048C20MMC
EDI8G322048C25MMC
EDI8G322048C35MMC
Speed
(ns)
20
25
35
Package
No.
407
407
407
PACKAGE DESCRIPTIONS
PACKAGE NO. 407: 72 LEAD SIMM
8G322048C Pkg.
ALL DIMENSIONS ARE IN INCHES
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
6
June 2001 Rev. 1
ECO #14323