HSTL I/O Sync SRAM Board Design Guidelines