RENESAS M62495AFP

M62495AFP
TONE CONTROL/VOLUME CONTROL
REJ03F0007-0100Z
Rev.1.00
Jul.24.2003
Description
The M62495AFP is the sound controller IC developed mini-stereo, general audio equipment.
By serial data from microcomputer, it can realize sound controller of selector and 2 band tone control easily.
Features
•
•
•
•
•
•
Input selector (4 mode)
Volume (0 to –84 dB, the infinitesimal)
REC OUT (on/off SW) or MIC mixing
20 dB amp
Tone control (Bass/Treble)
Stereo/mono. SW
Recommended Operating Conditions
• Supply voltage range :VDD = +2.25 to +2.75 V (typ. +2.5 V)
:VSS = –2.25 to –2.75 V (typ. –2.5 V)
Application
• Mini-stereo Set, Audio Equipment
System Block Diagram
MIC AMP
REC OUT1
REC OUT2
MIC
VOLUME
MIC
M62495AFP
ALC
TAPE
CH2 INPUT
TUNER
CD
AUX
CH1 INPUT
TAPE
TUNER
CD
AUX
Rev.1.00, Jul.24.2003, page 1 of 11
Electronic
vol
4-mode
selector
(stereo/
mono
SW)
2band-tone
POWER AMP
SPEAKER
Electronic
vol
2band-tone
M62495AFP
Block Diagram
INA1
1
INB1
2
INPUT SW
24
INA2
23
INB2
22
INC2
21
IND2
20
INE2
19
SELOUT2
18
VOLIN2
17
TONEH2
16
TONEL2
15
OUT 2
14
VSS
13
CONT
Mono.SW
INC1
3
MUTE
IND1
4
INE1
5
5k
5k
14dB
14dB
SELOUT 1
6
VOLIN 1
7
TONEH1
8
TONEL1
Volume
30k
Treble
17.2k
boost
2.48k
30k
2.48k
17.2k
Treble
boost
9
46k
OUT 1
10
GND
11
VDD
12
Bass
boost
Auto reset
(Note)
Bass
boost
46k
Control logic
(Note)When power supply voltage(VDD-VSS) under 3.3V(typ),it's fixed in a state
of (2) on the page 6/11.
Units Resistance : ohm
Capacitance : F
Rev.1.00, Jul.24.2003, page 2 of 11
M62495AFP
Pin Description
Pin No.
Name
Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
IN A1
IN B1
IN C1
IN D1
IN E1
SELO1
VOLI1
TONEH1
TONEL1
OUT1
GND
VDD
CONT
VSS
OUT2
TONEL2
TONEH2
VOLI2
SELO2
IN E2
IN D2
IN C2
IN B2
IN A2
INPUTs of the channel 1
The switch of INE can be controlled independently.
Please set “ALL OFF” mode when the switch of E is only ON.
OUTPUT of selectors 1
INPUT of volume1
Treble control adjustment of the channel 1
Bass control adjustment of the channel 1
OUTPUT of the channel 1
Ground
Supply voltage (+)
Control data input from a microcontroller
Supply voltage (–)
OUTPUT of the channel 2
Bass control adjustment of the channel 2
Treble control adjustment of the channel 2
INPUT of volume2
OUTPUT of selectors 2
The switch of INE can be controlled independently.
Please set “ALL OFF” mode when the switch of E is only ON.
INPUTs of the channel 2
Rev.1.00, Jul.24.2003, page 3 of 11
M62495AFP
Absolute Maximum Ratings
(Ta = 25°C, unless otherwise noted)
Symbol
Parameter
VDD-VSS
Supply voltage
Kθ
Pd
Topr
Tstg
Thermal derating
Power dissipation
Operating temperature
Storage temperature
Test conditions
Ratings
Unit
6.0
V
Note: 1
5
500
−20 to 75
−40 to 125
mW/°C
mW
°C
°C
Thermal derating(maximum rating)
Power dissipation Pd (W)
0.75
Note.1 reference PC Board
Size
:70mm × 70mm
Thickness:1.6mm
Material :glass epoxy
0.5
Copper pattern dimension
Width
:0.25mm
Length
:25 to 30mm/lead
Thickness:18µm
0.25
0
0
25
50
75
100
125
150
Ambient temperature Ta [ C ]
Recommended Operating Conditions
Limits
Symbol
Parameter
Pin No.
VDD
VSS
CONT
Supply voltage (+)
Supply voltage (–)
Control date input voltage
12
14
13
Rev.1.00, Jul.24.2003, page 4 of 11
Condition
min.
typ.
max.
Unit
2.25
–2.75
GND
2.5
–2.5
—
2.75
–2.25
VDD
V
M62495AFP
Control Signals Specification
(1) Wave form
Threshold of the internal
DATA(H/L)
Dn+0
(CLOCK, H
DATA,
M
STROBE) L
Dn+1
1.25V
0V
Dn+8
Threshold of the internal
STROBE.
t
Dn+9
or
2.5V
2.5V
t WH
DATA:H
DATA:L
tr
Threshold of
the internal CLOCK.
t WH
tf
tr
t WL
tf
t WH
tr
The internal DATA latch at the falling edges of this clock signal.
(2) Voltage control signal
Limits
Digital input signal
Condition
min.
typ.
max.
Unit
V
L signal
M signal
L
M
VDD = 2.5 V, VSS = –2.5 V
VDD = 2.5 V, VSS = –2.5 V
GND
1.0
—
1.25
(VDD/2)
0.4
1.5
H signal
H
VDD = 2.5 V, VSS = –2.5 V
2.1
—
VDD
(3) Timing control signal
Limits
Symbol
Parameter
min
typ
max
Unit
tcr
tWH
tWLC
tr
tf
Cycle time of digital signal
Pulse width of digital signal (“H”level)
Pulse width of digital signal (“L”level)
Rise time of digital signal
Fall time of digital signal
8
3.6
3.6










0.4
0.4
µsec
(4) Control signal example (Refer to page 6 on the control data)
An example of the mode control
INPUT
STEREO,VOLUME
BASS
TREBLE
RECONT
MUTE
2.5V
:INA
:0dB
:18dB
:6dB
:ON
:OFF
D01 D11D21D31 D41D51D61D71D81D91 STROBED02 D12 D22D32 D42D52D62D72D82D92
STROBE
D'01
(MSB)
0V
Rev.1.00, Jul.24.2003, page 5 of 11
(LSB)
M62495AFP
Control Data Format
*It’s necessary to set up the all control data after power on.
(1) INPUT DATA
Input order
(MSB)
D01
D11
INPUT
0:IN A
1:IN B
2:IN C
3:IN D
Slot1
D02
Slot2
D21
D31
D41
D51
D61
D2 to D6:(a)Master volume
condition
D22
D32
D42
0:OFF
1:ON
Bass(boost)
0:0dB, 1:3dB,
2:6dB, 3:9dB,
4:12dB, 5:15dB,
6:18dB, 7:21dB
Mode select
0:stereo
1:mono1 only
2:mono2 only
3:mono1+2
D52
D62
Treble(boost)
0:0dB,1:3dB
2:6dB,3:9dB
the infinitesimal
D91
0:select
1:no select
2:no select
3:no select
D72
D82
D92
CHIP/SLOT SELECT
IN E
0:no select
1:no select
2:no select
3:select
ON/OFF
0:OFF
1:ON
(b) Input select
(a)Master volume
-0.0dB
-2.0dB
-4.0dB
-6.0dB
-8.0dB
-10.0dB
-12.0dB
-14.0dB
-16.0dB
-18.0dB
-20.0dB
-22.0dB
-24.0dB
-26.0dB
-28.0dB
-30.0dB
-32.0dB
-34.0dB
-36.0dB
-40.0dB
-44.0dB
-48.0dB
-52.0dB
-56.0dB
-60.0dB
-64.0dB
-68.0dB
-72.0dB
-76.0dB
-80.0dB
-84.0dB
D81
CHIP/SLOT SELECT
(INPUT ALL
OFF)
D12
ATT
D71
MUTE
ON/OFF
D21
D31
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
D41
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
(2)Power-on condition
Parameter
Condition
Input select
Master volume
MUTE
Mode select
Bass
Treble
IN E
ALL OFF
the infinitesimal
ON(Input ALLOFF)
stereo
0dB
0dB
ON
Rev.1.00, Jul.24.2003, page 6 of 11
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
D51
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
D61
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
D01
D11
D71
D72
IN E
off
0
1
0
1
0
0
1
1
0
0
*
1
1 *1
IN E
on
A: 0
B: 1
C: 0
D: 1
0
1
Input select
IN
IN
IN
IN
A
B
C
D
IN A to D all OFF
IN A-D
select
*
0
0
1
1
*2
*1) The input impedance is about 5k as input INE.
*2) INE can be controlled independently.
It can be used as Rec output.
(d)Mode control
Mode
(e)Treble control
D02
D12
Treble
0
1
0
1
0
0
1
1
0dB
3dB
6dB
9dB
stereo
mono1 only
mono2 only
mono1+2
(f)Bass control
Bass
D22
D32 D42
0
1
0
1
0
1
0
1
0dB
3dB
6dB
9dB
12dB
15dB
18dB
21dB
0
0
1
1
0
0
1
1
(c)Chip/Slot control
Chip/Slot
D81
D91
slot1
no select
no select
slot2
0
1
0
1
0
0
1
1
0
0
0
0
1
1
1
1
D52 D62
0
1
0
1
0
0
1
1
M62495AFP
Electrical Characteristics
(VDD =2.5 V, VSS = –2.5 V, f =1 kHz, RL = 10 K, Vi =20 mV(rms), Ta = 25°C, unless otherwise noted)
Units
Symbol
Parameter
Condition
min.
typ.
max.
Unit
IDD
Circuit current of positive
power supply
Circuit current of negative
power supply
Quiescent
—
9
20
mA
Quiescent
—
–9
–20
mA
Gv1
Voltage gain
(selector)
1-5 pin – 10 pin gain RL = 10 k
24-20 pin – 19 pin gain
12
14
16
dB
Gv2
Voltage gain
(output tone bass boost)
7 pin – 10 pin gain RL = 10 k
18 pin – 19 pin gain
16
18
20
dB
Vomax
THD
No1
No2
ATTmax
Maximum output voltage
Total harmonic distortion
Output noise voltage
RL = 10 k, THD = 1%
BW = 400 to 30 kHz
JIS-A, Rg = 5.1 k,
JIS-A, 7 pin 18 pin Rg = 0
Output reference level (Vo = 1 Vrms),
ATT = the infinitesimal, JIS-A
1.2
—
—
—
—
1.6
0.02
72
15
–95
—
0.08
180
38
–90
Vrms
%
µVrms
µVrms
dB
GB1
Bass boost
3 dB
1.5
3
4.5
dB
4.5
6
7.5
ISS
Maximum attenuation
GB2
6 dB
f = 1 kHz,
Vo = 80 mVrms
GB3
9 dB
7.5
9
10.5
GB4
12 dB
10.5
12
13.5
GB5
15 dB
13.5
15
16.5
GB6
18 dB
16.5
18
19.5
19.5
21
22.5
1.5
3
4.5
GB7
GT1
21 dB
Treble boost
3 dB
GT2
6 dB
GT3
9 dB
Rev.1.00, Jul.24.2003, page 7 of 11
f = 1 kHz,
Vo = 80 mVrms
4.5
6
7.5
7.5
9
10.5
M62495AFP
Test Circuit
5.1k
5.1k
1
1
5.1k
23
2
2
24
24
INPUT SW
5.1k
5.1k
23
5.1k
Mono.SW
5.1k
5.1k
MUTE
4
22
22
3
3
5k
5k
4
21
21
5.1k
5.1k
5
5
14dB
14dB
6
6
19
10µ
30k
18
0.47µ
0.47µ
8
430
Bass
boost
10
+
10µ
2.48k
2.48k
17.2k
Treble
boost
17
0.015µ
16
46k
2.2K
10
Treble
17.2k
boost
9
0.015µ
19
10µ
Volume
30k
7
0.015µ
20
20
46k
Bass
boost
2.2K
0.015µ
15
10K
10K
10µ
11
14
14
1µ
12
12
VDD
Auto reset
(Note)
Control logic
13
1µ
Signal
generator
1
A
2
(Note)When power supply voltage(VDD-VSS) under 3.3V(typ),it's fixed in a state
of (2) on the page 6/11.
Units Resistance :ohm
Capacitance: F
Rev.1.00, Jul.24.2003, page 8 of 11
15
430
VSS
M62495AFP
Function Description
(1) Equivalent circuit of the bass boost
1
Fo =
IN
R3
•
Q=
•
R2
TONEL
Gv = 20log
OUT
(Hz)
R1(R2+R3)C1C2
1
C1+C2
(C1 = C2)
10,15
9,16
2π
C1C2R2
R1
R2+R3
R1
R3
R1
C1
+2
(dB)
+2
R2,R3 (typical)
C2
Bass boost
R1
Resistor
(k)
3dB
6dB
9dB 12dB 15dB 18dB 21dB
R2 15.4 25.7 32.9 38.7 41.6 44.2
46
R3 30.6 20.3 13.1
0
7.3
4.4
1.8
(2) Equivalent circuit of the treble boost
IN
OUT
Fc •=•
1
2 π • R2 • C1
R1
Gv = 20log
(Hz)
R1+ { (R2+Zc)//R3 }
(R2+Zc) // R3
R3
R2
8,17
1
Zc =
(ohm)
jωC1
R2 (typical)
TONEH
Treble boost
C1
Rev.1.00, Jul.24.2003, page 9 of 11
R2 (k)
3dB
6dB
9dB
5.3
2.2
1.2
(dB)
M62495AFP
Application Example
1.5k
+
INA1
1.5k
+
IND1
OUT1
+
10µ
INE1
1.5k
+
1.5k
Mono.SW
INC2
MUTE
5k
IND2
REC
47k
5
10µ
1.5k
47k
47k
10µ
effect
10µ
6
block
10µ
Volume
30k
7
10µ
30k
18
0.033µ
0.033µ
8
0.22µ
RL=10k
MIN
2.48k
2.48k
17.2k Treble
17
boost
16
46k
+
10µ
Treble
17.2k
boost
9
2.2K
0.22µ
10
430
11
Bass
boost
Bass
boost
0.22µ
46k
2.2K
0.22µ
15
There's possibility
to oscillate by a
capacitance load.
We recommended the
resistor to protect
oscillation.
10µ
OUT2
430
10µ
14
12
13
Control logic
+
12K
10µ
10K
2.2K
micro
computor
Triad-state output
(Note) When power supply voltage (VDD-VSS) under 3.3V(typ), it's fixed in a state
of (2) on the page 6/11.
Units Resistance :ohm
Capacitance: F
Rev.1.00, Jul.24.2003, page 10 of 11
RL=10k
MIN
VSS=-2.5V
10p
VDD=2.5V
10µ INE2
effect
19
block
OUT1
10µ
14dB
14dB
10µ
OUT2
47k
20
1.5k
+
10µ
1.5k
21
47k
10µ
47k
10µ
47k
5k
4
INB2
1.5k
22
47k
10µ
10µ
47k
3
INC1
REC
23
1.5k
+
INA2
47k
2
47k
10µ
1.5k
24
INPUT SW
47k
10µ
INB1
1
Rev.1.00, Jul.24.2003, page 11 of 11
G
Z1
E
HE
e
1
24
EIAJ Package Code
SSOP24-P-300-0.80
z
Detail G
D
y
JEDEC Code

b
12
13
Weight(g)
0.2
Detail F
A2
A
Lead Material
Cu Alloy
L1
MMP
A1
F
c
L
A
A1
A2
b
c
D
E
e
HE
L
L1
z
Z1
y
Symbol
e1
b2
e1
I2
b2
Dimension in Millimeters
Min
Nom
Max
2.1


0.2
0.1
0

1.8

0.45
0.35
0.3
0.25
0.2
0.18
10.2
10.1
10.0
5.4
5.3
5.2

0
.8

8.1
7.8
7.5
0.8
0.6
0.4

1.25



0.65

0.8

0.1


8°
0°


0.5


7.62


1.27

Recommended Mount Pad
e
Plastic 24pin 300mil SSOP
I2
24P2Q-A
M62495AFP
Package Dimensions
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0