M52390FP NTSC/PAL Encoder REJ03F0080-0100Z Rev.1.0 Sep.22.2003 Description The M52390FP is a semiconductor integrated circuit that has a function for converting R, G and B signals into NTSC/PAL composite video signals, as well as a superimpose function, on a single chip. Features • RGB encoder-related Built-in LPF for color discrimination. An external resistor enables cutoff frequency control. An internal VCA circuit enables gain control of the chroma unit. A high-precision modulation circuit and clamping circuit realize low carrier leaks. Burst and synch signals are generated in the IC. • Superimpose-related YS IN (control input) enables switching between two input signals, VIDEO IN and RGB IN. An internal high-speed analog switch makes it possible to insert fine text. An internal APC circuit automatically adjusts the color phases of new screen (VIDEO IN) and RGB encoder signals. • Overall The VIDEO OUT signal is output at 2 VP-P, making it possible to configure a 75 Ω drive circuit with a single transistor. Both NTSC and PAL are supported. Application • TVs, VCRs, monitors and other audio/video devices Recommended Operating Conditions • Power supply voltage range: 4.7 to 5.3 V • Recommended power supply voltage: 5.0 V Rev.1.0, Sep.22.2003, page 1 of 22 M52390FP Block Diagram Pin Configuration Rev.1.0, Sep.22.2003, page 2 of 22 M52390FP Description of Pin Pin no. 1 2 3 Pin name Pin peripheral circuit Pin voltage Notes GND C.SYVC IN AC: Sync input VTH = 2.5 V ± 0.3 V HHK AC The HHK pulse width can be varied using the external resistor. Recommended value: HHK: 3/4H R = 91 k C = 270 p 4 OFFSET R DC = 3.1 V External recommended value. C = 0.1 µ 5 TRAP AC: Chroma External recommended value. L C NTSC : 15 µ 12P PAL : 10 µ 12P [5] 5 V: Test mode setting [15] Pulse output Burst: 300 mVP-P [15] Test mode output at 5 V [12] Hi: R-Y output [12] Lo: B-Y output Rev.1.0, Sep.22.2003, page 3 of 22 M52390FP Description of Pin (cont) Pin no. 6 7 Pin name Pin peripheral circuit Pin voltage Notes OFFSET B DC: 3.1 V External recommended value C = 0.1 µ VCXO IN DC: 3.2 V The free run frequency is set using the trimmer capacitor. [7] 0 V: Carrier OFF 8 APC FILTER DC: 3.3 V In Free Run mode: DC: 2.7 V β characteristic Frequency APC voltage 9 VIDEO IN AC: VIDEO 1 VP-P Pedestal: 2.9 V External recommended values R = 1.5 k C1 = 0.01 µ C2 = 1 µ Clamping input (burst timing) External recommended value C = 4.7 µ [9] 0 V: Free Run mode setting Rev.1.0, Sep.22.2003, page 4 of 22 M52390FP Description of Pin (cont) Pin no. 10 Pin name Pin peripheral circuit Pin voltage VIDEO OUT AC: VIDEO 2 VP-P Pedestal: 1.8 V 11 VCC DC: 5 V Icc: 50 mA 12 Ys Switching signal input when using Superimpose VTH = 1.5 V ± 0.3 V Hi: RGB IN output Lo: VIDEO IN output Hi: Insertion screen (RGB IN output) 13 VRE G DC: 2.1 V 14 Y IN AC: Y 0.5 VP-P Pedestal: 2.1 V 15 Y OUT AC: Y 1 VP-P Pedestal: 2.1 V (5) Test mode output at 5 V Pulse output Rev.1.0, Sep.22.2003, page 5 of 22 Notes [15 Output setting when using 5 V [5] Output External recommended value C = 4.7 µ [12] 5 V: Test mode setting M52390FP Description of Pin (cont) Pin no. 16 Pin name Pin peripheral circuit Pin voltage Notes B IN AC: B 0.71 VP-P Sync: 2.9 V Clamping input (burst timing) External recommended value C = 4.7 µ 17 G IN AC: G 0.71 VP-P Sync: 2.9 V Clamping input (burst timing) External recommended value C = 4.7 µ 18 R IN AC: R 0.71 VP-P Sync: 2.9 V Clamping input (burst timing) External recommended value C = 4.7 µ 19 COLOR CONT. DC: 2.5 V Color control for RGB encoder output 5 V: Chroma unit +2 dB 2.5 V: Typ. 0 V: Chroma unit –3 dB 20 fc. CONT. DC: 3.3 V fc of LPF can be adjusted using external resistor. External recommended value R = 30 k Rev.1.0, Sep.22.2003, page 6 of 22 M52390FP Absolute Maximum Rating (Unless otherwise noted, Ta = 25°C) Symbol Item Ratings Units Vcc Power supply voltage 7 V Pd Internal current consumption 620 (900) mW Topr Tstg kθ Ambient operating temperature Storage temperature Thermal derating (Ta = 25°C) –20 to 75 –40 to 125 6.2 (9.0) °C °C mW/°C Note: Values in parentheses are the values when mounted on a typical PCB. Thermal Derating (Maximum Rating) Rev.1.0, Sep.22.2003, page 7 of 22 M52390FP Electrical Characteristics (unless otherwise noted, Ta=25°C, Vcc = 5 V, SG2 = sync) No. Symbol Item 1 ICC1 Circuit current 1 2 ICC2 Circuit current 2 RGB IN Æ Y OUT 3 ER Matrix ratio R 4 EG Matrix ratio G 5 EB Matrix ratio B 6 EY At RGB 100% Y level 7 FR R IN Æ Y OUT frequency characteristic Measurement conditions Mea- Limits surement Min. Typ. point Unit Max. NTSC MODE, [12] 5 V NTSC MODE, [12] 5 V [11] [11] 35 37 50 52 65 67 mA mA SG18: 1 Vp-p SG17: 1 Vp-p SG16: 1 Vp-p SG16, SG17, SG18: 0.71 Vp-p SG18: 500 kHz/5 MHz, 0.5 Vp-p CW, SW16, 17, 18:ON [2] 0 V (SG2: OFF) [15] [15] [15] [15] [15] 0.27 0.53 0.09 0.63 –1.5 0.30 0.59 0.11 0.71 0 0.33 0.65 0.13 0.79 1.5 Vp-p Vp-p Vp-p Vp-p dB 8 FG G IN Æ Y OUT frequency characteristic SG17: 500 kHz/5 MHz, 0.5 Vp-p CW, SW16, 17, 18:ON [2] 0 V (SG2: OFF) [15] –1.5 0 1.5 dB 9 FB B IN Æ Y OUT frequency characteristic SG16: 500 kHz/5 MHz, 0.5 Vp-p CW, SW16, 17, 18:ON [2] 0 V (SG2: OFF) [15] –1.5 0 1.5 dB [15] [15] 257 270 286 300 315 330 Vp-p Vp-p [10] 10.5 12 13.5 dB SG14: 500 kHz, 0.5 Vp-p CW, [12] 5 V [10] –1.5 0 1.5 dB SG18: 1 Vp-p [15] 5 V, [12] 5 V, [7] 0 V [5] 210 310 410 ns 10 VS1 Sync level 1 NTSC MODE 11 VS2 Sync level 2 PAL MODE (SW13: ON) Y IN Æ VIDEO OUT 12 GY Y IN Æ VIDEO OUT gain SG14: 500 kHz, 0.5 Vp-p CW, [12] 5 V 13 FY Y IN Æ VIDEO OUT frequency characteristic RGB IN Æ TRAP 14 DL(R-Y) Delay (R-Y) 15 DL(B-Y) Delay (B-Y) SG16: 1 Vp-p [15] 5 V, [12] 0 V, [7] 0 V [5] 210 310 410 ns 16 GH(R-Y) Gain (R-Y) VCA: Hi SG18: 500 kHz, 0.5 Vp-p CW, SW4, 6, 17, 18: ON [15] 5 V, [12] 5 V, [7] 0 V, [19] 5 V/2.5 V, [2] 0V (SG2: OFF) [5] 1 2 3.5 dB 17 GH(B-Y) Gain (B-Y) VCA: Hi SG16: 500 kHz, 0.5 Vp-p CW, SW4, 6, 17, 18: ON [15] 5 V, [12] 0 V, [7] 0 V, [19] 5 V/2.5 V, [2] 0V (SG2: OFF) [5] 1 2 3.5 dB 18 GL(R-Y) Gain (R-Y) VCA: Lo SG18: 500 kHz, 0.5 Vp-p CW, SW4, 6, 17, 18: ON [15] 5 V, [12] 5 V, [7] 0 V, [19] 0 V/2.5 V, [2] 0V (SG2: OFF) [5] –4.5 –3 –2 dB 19 GL(B-Y) Gain (B-Y) VCA: Lo SG18: 500 kHz, 0.5 Vp-p CW, SW4, 6, 17, 18: ON [15] 5 V, [12] 5 V, [7] 0 V, [19] 0 V/2.5 V, [2] 0V (SG2: OFF) [5] –4.5 –3 –2 dB Rev.1.0, Sep.22.2003, page 8 of 22 M52390FP Electrical Characteristics (cont) No. Symbol Item RGB IN Æ VIDEO OUT 20 VB1 NTSC burst level Measurement conditions Mea- Limits surement Min. Typ. point Unit Max. NTSC MODE [12] 5 V [10B] 243 286 329 mVp-p 21 VB2 PAL burst level PAL MODE (SW13: ON) [12] 5 V [10B] 255 300 345 mVp-p 22 VB3 PAL burst level differential PAL MODE (SW13: ON) [12] 5 V [10B] –30 0 30 mVp-p 23 PPB PAL MODE (SW13: ON) [12] 5 V [10B] 82 90 98 deg 24 VR/B PAL burst phase differential R/burst level ratio SG18: 0.71 Vp-p [12] 5 V [10B] 2.68 3.15 3.62 25 VG/B G/burst level ratio SG17: 0.71 Vp-p [12] 5 V [10B] 2.51 2.95 3.39 26 VB/B B/burst level ratio SG16: 0.71 Vp-p [12] 5 V [10B] 1.91 2.25 2.59 27 VC/B NTSC MODE carrier leak NTSC MODE [12] 5 V [10B] — –40 –28 dB 28 PR/B R/burst phase differential SG18: 0.71 Vp-p [12] 5 V [10B] 96 104 112 deg 29 PG/B G/burst phase differential SG17: 0.71 Vp-p [12] 5 V [10B] 233 241 249 deg 30 PB/B SG16: 0.71 Vp-p [12] 5 V [10B] 339 347 355 deg SG9: 500 kHz, 0.5 Vp-p CW, SW9: ON [12] 0 V, [2] 0 V (SG2: OFF) [10] 5 6 7 dB SG9: 5 MHz, 0.5 Vp-p CW, SW9: ON [12] 0 V, [2] 0 V (SG2: OFF) [10] –1.5 0 1.5 dB SG9: 3.85 MHz, 286 mVp-p CW, SG12: 1 Vp-p [10B] –5 0 5 deg SG9: burst, 286 mVp-p CW, SG12: 1 Vp-p [10] –20 0 20 mV HHK width PAL MODE (SW13: ON) [5] 5V [2] [15] 40 47 54 µs BFP position (burst position) BFP width (burst width) [5] 5V [2] [15] [15] 4.5 5.6 6.7 µs 2.0 2.5 3.0 µs B/burst phase differential VIDEO IN Æ VIDEO OUT 31 GVIO VIDEO IN Æ VIDEO OUT gain 32 FVIO VIDEO IN Æ VIDEO OUT frequency characteristic SUPER IMPOSE 33 PDI RGB/VIDEO IN burst phase differential 34 VOS DC offset MMV 35 HHK 36 BFPP 37 BFPW Rev.1.0, Sep.22.2003, page 9 of 22 [5] 5V M52390FP Electrical Characteristics Measurement Method Tables for the various modes (common to all tests) Mode Setting condition Function FREE RUN MODE VCXO FREE RUN PAL MODE Carrier phase for MOD R reversed at each 1H SUPER IMPOSE MODE [10] VIDEO OUT RGB ENCODE signal out VIDEO IN signal out TEST MODE MR TEST MODE MB TEST MODE DR TEST MODE DB [5] Color difference output MOD R-Y out MOD B-Y out DIFF R-Y out DIFF B-Y out TEST MODE P [10] PULSE output PAL MODE: BFP, HHK mix NTSC MODE: BFP V4, V6, V9, V16, V17, V18 Various pin voltages when SYNC is input to [2] (C. SYNC IN) (for clamping) Rev.1.0, Sep.22.2003, page 10 of 22 M52390FP Measurement method and method for computing limit values Meas. no. Measurement method and method for computing limit values 1 2 Current flowing into [11] is measured. 3 4 5 6 7 (8, 9) 10 11 12 Rev.1.0, Sep.22.2003, page 11 of 22 M52390FP Measurement method and method for computing limit values (cont) Meas. no. Measurement method and method for computing limit values 13 14 (15) 13 14 (15) 16 (17) 18 (19) Rev.1.0, Sep.22.2003, page 12 of 22 M52390FP Measurement method and method for computing limit values (cont) Meas. no. Measurement method and method for computing limit values 20 21 22 23 PPS = |PnH burst phase – P(n + 1)H burst phase| 24 (25, 26) 27 28 (29, 30) Rev.1.0, Sep.22.2003, page 13 of 22 M52390FP Measurement method and method for computing limit values (cont) Meas. no. Measurement method and method for computing limit values 31 32 33 34 Rev.1.0, Sep.22.2003, page 14 of 22 M52390FP Measurement method and method for computing limit values (cont) Meas. no. Measurement method and method for computing limit values 35 36 Rev.1.0, Sep.22.2003, page 15 of 22 M52390FP Test Circuit Rev.1.0, Sep.22.2003, page 16 of 22 M52390FP Usage Precautions (1) Typical values for input signals (2) Setting the Free Run frequency This IC generates the fsc by means of the VCXO circuit. Consequently, the VCXO oscillation frequency must always be set to fsc before the IC is used, by following the procedure outlined below. 1. Connect [9] (VIDEO IN) to GND, and set the Free Run mode. 2. Set the [2] (OFFSET R) voltage when SYNC was input to [4] (C. SYNC IN) to V4, and apply a voltage of V4 = 0.5 V to [4] (OFFSET R). 3. Fix C.[2] (SYNC IN) in the High state. (5 V applied) 4. Adjust the output frequency of [5] (TRAP) to the trimmer capacitor of [7] (VCXO IN), and set it to fsc. Rev.1.0, Sep.22.2003, page 17 of 22 M52390FP (3) Setting the color difference LPF The frequency characteristic of the color difference LPF built into this IC can be set as shown in Fig. 1, using the [20] (fc CONT.) external resistor. When doing this, the group delay characteristic also changes, as shown in Fig. 2. (4) Setting Y DL The group delay characteristic of the color signal of the RGB encoder output changes in response to the [20] (fc CONT) external resistor, so Y DL should be set in such a way that the group delay characteristic is the amount of group delay obtained from the group delay characteristic of Fig. 2, with 40 ns added. Also, if the [6] (TRAP) circuit is being added, a further delay of +5 to +10 ns should be taken into consideration. (5) COLOR CONT characteristic The gain of the chroma unit can be set as shown in Fig. 3, using the [19] (COLOR CONT) applied voltage. (The burst amplitude is constant.) Rev.1.0, Sep.22.2003, page 18 of 22 M52390FP (6) The relationship between BFP and HHK The pulse width of BFP and HHK can be set as shown in Fig. 4, using the [3] (HHK) external CR. (7) Input pin drive Input pins [9], [16], [17], and [18] use clamp input, so they should always be driven with a low impedance. (8) Input/output relationship between SYNC and burst during the V cycle (9) V DL and YS DL settings when the SUPERIMPOSE mode is being used 1) V DL is used to adjust the timing of the RGB encoder signal and the VIDEO IN signal. 2) YS DL is used to adjust the timing of the RGB encoder signal and the Ys IN signal. 3) When the timing is the same for C. SYNC IN, RGB IN, VIDEO IN and Ys IN, V DL and YS DL should be set using the amount of delay shown below as a guide. V DL = Y DL (item 4) + 10 (ns) YS DL = Y DL – 10 (ns) Rev.1.0, Sep.22.2003, page 19 of 22 M52390FP Application Example (1) Example showing RGB video signals being encoded in NTSC/PAL signal Rev.1.0, Sep.22.2003, page 20 of 22 M52390FP Application Example (2) Example showing RGB text signals superimposed on NTSC/PAL signals (*The values in brackets show what takes place when the RGB signals of a personal computer or other device are superimposed on NTSC/PAL signals as a sub-screen.) If signals delayed by approximately 350 nm after the text (*sub-screen) RGB signals are created directly, as Ys signals, Ys DL is not necessary. If RGB and Ys are at same timing, the delay time of Ys DL should be set to 350 ns (typical). Rev.1.0, Sep.22.2003, page 21 of 22 Rev.1.0, Sep.22.2003, page 22 of 22 G Z1 E HE 1 20 EIAJ Package Code SOP20-P-300-1.27 z Detail G e D JEDEC Code — y b x Weight(g) 0.26 M 10 11 F A Detail F A2 Lead Material Cu Alloy L1 MMP c A1 A A1 A2 b c D E e HE L L1 z Z1 x y Symbol e1 b2 e1 I2 b2 Dimension in Millimeters Min Nom Max — 2.1 — 0.1 0.2 0 1.8 — — 0.5 0.35 0.4 0.2 0.18 0.25 12.6 12.7 12.5 5.3 5.4 5.2 1.27 — — 7.8 8.1 7.5 0.8 0.6 0.4 — 1.25 — — 0.585 — — — 0.735 — — 0.25 — 0.1 — — 0° 8° — — 0.76 — 7.62 — 1.27 — — Recommended Mount Pad e Plastic 20pin 300mil SOP I2 20P2N-A M52390FP Package Dimensions L Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2003. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon 1.0