SM05 - Union Semiconductor

SM05
Low Capacitance Quad Line ESD Protection Diode Array
SM05 SOT23-3
General Description
The SM05 of transient voltage suppressors (TVS) are designed to protect components which are
connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD).
TVS diodes are characterized by their high surge capability, low operating and clamping voltages, and
fast response time. This makes them ideal for use as board level protection of sensitive semiconductor
components. The dual-junction common-anode design allows the user to protect one bidirectional
data line or two unidirectional lines. The low profile SOT23 package allows flexibility in the design
of “crowded” circuit boards. The SM05 will meet the surge requirements of IEC 61000-4-2 (Formerly
IEC801-2), Level 4, “Human Body Model” for air and contact discharge.
Applications
Features






Cellular Handsets and Accessories
Portable Electronics
Industrial Controls
Set-Top Box
Servers, Notebook and Desktop PC
Pin Configurations




Transient Protection for Data & Power Lines to
IEC 61000-4-2 (ESD) ±15kV (Air), ±8kV
(Contact)
Protects One Bidirectional Line or Two
Unidirectional Lines
Working Voltages: 5V
Low Clamping Voltage
Solid-State Silicon Avalanche Technology
Top View
M: Month Code
SM05
SOT23-3
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
1/6
SM05
Ordering Information
Part Number
Working Voltage
Packaging Type
Channel
Marking Code
SM05
5.0V
SOT23-3
2
S05
Shipping Qty
3000pcs/7Inch
Tape & Reel
Absolute Maximum Ratings
RATING
SYMBOL
VALUE
UNITS
Peak Pulse Power (tp = 8/20μs)
PPK
300
Watts
Thermal Resistance, Junction to Ambient
θJA
325
°C/W
Lead Soldering Temperature
TL
260(10 sec.)
°C
Operating Temperature
TJ
-55 to +125
°C
TSTG
-55 to +125
°C
Storage Temperature
-
Electrical Characteristics
PARAMETER
Reverse Stand-Off Voltage
Reverse Breakdown Voltage
SYMBOL
CONDITIONS
MIN
TYP
VRWM
5
V
7.2
V
μA
It = 1mA
Reverse Leakage Current
IR
VRWM = 5V, T=25°C
0.1
IPP = 5A, tp = 8/20μs
9.8
Clamping Voltage
VC
IPP = 17A, tp = 8/20μs
17.6
tp = 8/20μs
Pin 1 to 2 VR = 0V,
f = 1MHz
Pin 1 to 3 and Pin 2 to 3
VR = 0V, f = 1MHz
17
25
pF
50
pF
IPP >2A
0.55
0.35
Ω
IPP
Junction Capacitance
CJ
Junction Capacitance
CJ
Reverse dynamic resistance
Forward dynamic resistance
Rdyn,rev
Rdyn,fwd
6.8
UNIT
VBR
Peak Pulse Current
6
MAX
V
A
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
2/6
SM05
Typical Operating Characteristics
Non-Repetitive Peak Pulse Power vs. Pulse Time
Clamping Voltage vs. Peak Pulse Current
10
18
16
Clamping Voltage - Vc(V)
Peak Pulse Power - Ppk(kW)
17
1
0.1
15
14
13
12
11
10
Waveform
parameters:
tr=8uS
td=20uS
9
8
7
0.01
0.1
6
1
10
Pulse Duration - tp(uS)
100
1000
0
2
4
6
8
10
12
14
16
Peak Pulse Current - Ipp(A)
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
3/6
SM05
Typical Operating Circuits
Detailed Description
Device Connection Options
The SM05 is designed to protect one bidirectional or two unidirectional data or I/O lines operating at
5 volts. Connection options are as follows: Bidirectional: Pin 1 is connected to the data line and pin 2
is connected to ground (Since the device is symmetrical, these connections may be reversed). The
ground connection should be made directly to a ground plane. The path length should be kept as short
as possible to minimize parasitic inductance. Pin 3 is not connected. Unidirectional: Data lines are
connected to pin 1 and pin 2. Pin 3 is connected to ground. For best results, this pin should be
connected directly to a ground plane on the board. The path length should be kept as short as possible
to minimize parasitic inductance.
Circuit Board Layout Recommendations for Suppression of ESD
Good circuit board layout is critical for the suppression of fast rise-time transients such as ESD. The
following guidelines are recommended (Refer to application note SI99-01 for more detailed
information): Place the TVS near the input terminals or connectors to restrict transient coupling.
Minimize the path length between the TVS and the protected line. Minimize all conductive loops
including power and ground loops. The ESD transient return path to ground should be kept as short as
possible. Never run critical signals near board edges. Use ground planes whenever possible.
Matte Tin Lead Finish
Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin
finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small
compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile
will be determined by the requirements of the solder paste. Therefore, these devices are compatible
with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions,
matte tin does not have any added alloys that can cause degradation of the solder joint.
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
4/6
SM05
Package Information
SM05: SOT23-3
Outline Drawing
D
θ
b
Symbol
0.2
E
E1
3
2
L1
L
1
e
e1
c
Top View
A
A1
A2
End View
Side View
A
A1
A2
b
c
D
E
E1
e
e1
L
L1
θ
DIMENSIONS
MILLIMETERS
Min
Max
1.050
1.250
0.000
0.100
1.050
1.150
0.300
0.500
0.100
0.200
2.820
3.020
1.500
1.700
2.650
2.950
0.950REF
1.800
2.000
0.550REF
0.300
0.600
0°
8°
INCHES
Min
Max
0.041 0.049
0.000 0.004
0.041 0.045
0.012 0.020
0.004 0.008
0.111 0.119
0.059 0.067
0.104 0.116
0.037REF
0.071 0.079
0.022REF
0.012 0.024
0°
8°
2.02
0.80
Land Pattern
NOTES:
1. Compound dimension: 2.92×1.60;
2. Unit: mm;
3. General tolerance ±0.05mm unless otherwise
specified;
4. The layout is just for reference.
1.90
S05
M
Tape and Reel Orientation
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
5/6
SM05
IMPORTANT NOTICE
The information in this document has been carefully reviewed and is believed to be accurate.
Nonetheless, this document is subject to change without notice. Union assumes no
responsibility for any inaccuracies that may be contained in this document, and makes no
commitment to update or to keep current the contained information, or to notify a person or
organization of any update. Union reserves the right to make changes, at any time, in order to
improve reliability, function or design and to attempt to supply the best product possible.
Union Semiconductor, Inc
Add: Unit 606, No.570 Shengxia Road, Shanghai 201210
Tel: 021-51093966
Fax: 021-51026018
Website: www.union-ic.com
___________________________________________________________________________
http://www.union-ic.com Rev.05 Nov.2014
6/6