RENESAS M61041FP

M61041FP
4-Battery Version, No Reset Pin
REJ03F0063-0100Z
Rev.1.0
Sep.19.2003
This product is currently under development, and its specifications, pin assignments, etc., are subject to change.
Description
The M61041FP is an semiconductor IC device developed for smart battery packs. It incorporates all the analog
circuitry required by smart batteries in a single chip. When used in conjunction with a microprocessor, it allows the
implementation of a variety of functions, such as battery capacity detection, through the addition of minimal
peripheral devices and is ideal for smart battery system (SBS) battery packs.
The M61041FP also has an on-chip overcurrent detect circuit so that the FET for controlling battery charging and
discharging is protected regardless of the processing speed of the microprocessor.
The microprocessor can change the amplifier gain of the charge/discharge current detect circuit, so battery capacity
detection accuracy is increased. In addition, the M61041FP incorporates a linear regulator that allows it to function
as the power supply for the microprocessor, thereby simplifying power supply block design.
Features
•
•
•
•
•
•
On-chip high-gain op-amp for monitoring charge and discharge current.
On-chip overcurrent detect circuit to protect FET.
Charge/discharge FET can be controlled from microprocessor.
Power-save function for reducing current consumption.
5.2 V operation to reduce microprocessor current consumption.
High-voltage device (absolute maximum rating: 33 V).
Application
• Smart battery system (SBS) battery packs
This product is currently under development, and its specifications, pin assignments, etc., are subject to change.
VCC
VIN_1
1
16
VREG
15
DI
3
14
CK
VIN_3
4
13
CS
VIN_4
5
12
CIN
11
Analog_out
M61041FP
2
VIN_2
VIN_12
6
DFOUT
7
10
VIN_11
CFOUT
8
9
GND
16P-TSSOP
Figure 1 Pin Connection Diagram (Top View)
Rev.1.0, Sep.19.2003, page 1 of 28
M61041FP
CFOUT
DFOUT
CIN
VIN_12
VCC
FET
control circuit
Series
regulator
VREG
Overcurrent
detect circuit
Delay circuit
Regulator
On/off control
Power-down
circuit
VIN_1
Battery
voltage
detect
circuit
CK
Serial/parallel
converter
circuit
DI
CS
VIN_2
Charge/discharge
current detect circuit
VIN_3
Gain switcher circuit
Analog
Output
selector
_OUT
VIN_4
Battery 1-4
analog
output
Shift
voltage
adjustor
VIN_11
GND
Figure 2 Block Diagram
Pin Function Description
Table 1
Pin No.
Symbol
Function
1
Vcc
The chip’s power supply pin. Power is supplied by the charger or the battery.
2
3
4
5
6
7
8
9
VIN_1
VIN_2
VIN_3
VIN_4
VIN_12
DFOUT
CFOUT
GND
10
VIN_11
11
12
13
Analog_OUT
CIN
CS
14
CK
15
16
DI
Vreg
Positive input pin for lithium ion battery 1.
Negative input pin for lithium ion battery 1. Positive input pin for lithium ion battery 2.
Negative input pin for lithium ion battery 2. Positive input pin for lithium ion battery 3.
Negative input pin for lithium ion battery 3. Positive input pin for lithium ion battery 4.
Charger connect monitor pin. Detects changes from power-down status.
Output pin for discharge FET on/off signals. Also turns off when overcurrent detected.
Output pin for charge FET on/off signals.
Ground pin. Negative input pin for lithium ion battery 4. Connected to charge/discharge
current sensor resistor.
Charge/discharge current monitor pin. Connected to charge/discharge current sensor
resistor.
Output pin for analog signals.
Capacity connection pin for setting overcurrent prevention delay time.
When this pin is low level, data input is accepted and data can be stored in a 6-bit shift
register. At the rising edge from low to high the value in the 6-bit shift register is
latched.
Shift clock input pin. At the rising edge to high the input signal from the DI pin is input to
the 6-bit shift register.
Shift data input pin. Serial data with a data length of 6 bits may be input via this pin.
Power supply pin for microprocessor. Power can be shut off using a signal from the
microprocessor.
Rev.1.0, Sep.19.2003, page 2 of 28
M61041FP
Operation
The M61041FP is an semiconductor IC device developed for smart battery packs. It is ideal for smart battery
system (SBS) battery packs that consist of four lithium ion batteries connected in series. A high-voltage device, it is
suitable for use with a wide variety of charger systems.
It incorporates all the analog circuitry required by smart batteries in a single chip. When used in conjunction with a
microprocessor, it allows the implementation of a variety of functions, such as battery capacity detection, through
the addition of minimal peripheral devices. The functions of the M61041FP are described below.
1. Battery Voltage Detect Circuit
The M61041FP can output the voltage levels of the batteries connected in series via the Analog_out pin. An onchip buffer amplifier monitors the pin voltages of the batteries. Offset voltage correction using adjustment by the
microprocessor is also supported. The M61041FP is configured to detect the battery voltage using a microprocessor
driven using a power supply voltage of 5.2 V.
2. Charge/Discharge Current Detect Circuit
SBS requires a function for monitoring the battery capacity. The M61041FP uses an on-chip amplifier to monitor
battery capacity based on a drop in the voltage of an external sensor resistor. In this way, the charge/discharge
current is converted into a voltage.
The voltage amplification ratio can be adjusted from the microprocessor. In addition, the current output shift
voltage can be adjusted from the microprocessor, widening the allowable dynamic range of the A/D converter.
3. Overcurrent Detect Circuit
The M61041FP has an on-chip overcurrent detect circuit. If an excessive current flows from the lithium ion
batteries, the discharge control FET is shut off after a set delay time, halting discharge. This makes the battery pack
safer. The delay time can be set using an external capacitor. It is possible to determine the overcurrent detect status
by monitoring the CIN pin. The overcurrent detect circuit provides protection regardless of the processing speed of
the microprocessor.
4. Series Regulator
The M61041FP has an on-chip low-dropout series regulator. It can be used as the power supply for the
microprocessor, thereby simplifying power supply block design.
VCC
VREF1
M1
+
Vreg
ON/OFF
R1
R2
From serial/parallel converter circuit
Figure 3 Series Regulator
Rev.1.0, Sep.19.2003, page 3 of 28
M61041FP
5. Power-Save Function
The M61041FP is equipped with a power-save function.
When the battery voltage is being monitored a portion of the charge/discharge current monitor circuit automatically
stops operating, and when the charge/discharge current is being monitored the battery voltage monitor circuit
automatically stops operating. This helps prevent unnecessary power consumption. In addition, current
consumption is further reduced by setting the analog output selector to ground potential output when in the standby
mode.
Transition to Power-Down Mode
When the microprocessor determines that the battery voltage has dropped it sends a power-down instruction via the
interface circuit. When it receives the instruction, the M61041FP’s DFOUT pin switches to high voltage. In
addition, the VIN_12 pin is pulled down to low level by an internal resistor. When the VIN_12 pin goes to low
potential after reception of the power-down instruction, output from the series regulator stops, switching the
M61041FP into power-down mode.
At this point the operation of the circuitry is completely halted. In this status CFOUT is high level and DFOUT is
high level (external charge/discharge prohibited status). The maximum current consumption of the M61041FP is
1.0 µA in order to prevent any further drop in the battery voltage.
Cancellation of Power-Down Mode
If the battery pack is connected to a charger when the M61041FP is in the power-down mode (VIN_12 becomes
high level), the series regulator immediately begins to operate. The power-down mode is canceled, and once again
the M61041FP is ready to receive instructions from the microprocessor.
DFOUT
VIN_12
VCC
CFOUT
Control signals
from interface circuit
Ground level after
excess discharge
VIN_1
Vreg
Series
regulator
CK
DI
CS
Serial/parallel
converter
circuit
M61041FP
Regulator
On/off control
Internal reset
circuit
Figure 4 Operation After Excess Discharge Detection
Rev.1.0, Sep.19.2003, page 4 of 28
M61041FP
Absolute Maximum Ratings
Table 2
Item
Symbol
Rated Value
Unit
Absolute maximum rating
Power supply voltage
Vabs
Vcc
33
30
V
V
Allowable loss
Ambient operating temperature
PD
Topr1
500
-20 to +85
mW
°C
Storage temperature
Tstg
-40 to +125
°C
Standard
CK
TSDI THDI
DI
TSCS
THCS
CS
Figure 5 Interface Block Timing Definitions
Rev.1.0, Sep.19.2003, page 5 of 28
Conditions
M61041FP
Electrical Characteristics
Table 3
(Ta = 25°C, Vcc = 14 V unless otherwise specified)
Rated Value
Block
Item
Symbol
Min.
Typ.
Max.
Unit
Circuit
Command
All
Power supply
voltage
Vsup


30
V
1

Circuit current
Isup1
60
150
215
µA
1
1
1
During
charge/discharge
current monitoring
Circuit current
2
Isup2
55
140
200
µA
1
2
During battery
voltage monitoring
Circuit current
3
Isup3
25
80
115
µA
1
3
During ground
output (initial status)
Circuit current
Ipd


0.5
µA
1
4
(power-down
mode)
Regulator
Conditions
All circuits halted,
VIN_12 = GND
Output
voltage
Vreg
5.075
5.2
5.325
V
2

Vcc = 14V, Iout =
20mA
Input stability
∆Vout10

60
100
mV
2

Vcc = 6.2V to 24V,
Iout = 20mA
Load stability
∆Vout20

30
50
mV
2

Vcc = 6.2V, Iout =
Input voltage
(VCC pin)
VIN0
6.2

30
V
2

Overcurrent
prevention
voltage 1
Vd1
0.18
0.2
0.22
V
3
5
Overcurrent
prevention
Vd2
Vcc/3×0.6
Vcc/3
Vcc/3×1.4
V
4
5
Load short detected
Overcurrent
prevention
delay time 1
Tvd1
7
10
15
ms
3
5
CICT = 0.01µF
Overcurrent
prevention
delay time 2
Tvd2
150
250
350
µs
4
5
Input offset
voltage 1
Voff1
31
206
385
mV
5
6
Voltage
amplification
Gamp1
0.99
1.0
1.01

5
7
Output source
current
capacity
Isource1
150


µA
6
8
Output sink
current
capacity
Isink1
150


µA
6
9
Maximum
detect battery
voltage
Vmo_max
4.64


V
5

0.1mA to 20mA
Overcurrent
detect
voltage 2
Battery
voltage
detect
ratio 1
Rev.1.0, Sep.19.2003, page 6 of 28
(Vreg−Voff1)/Gamp
1
M61041FP
Rated Value
Block
Item
Symbol
Min.
Typ.
Max.
Unit
Circuit
Command
Conditions
Charge/
Input offset
voltage
Voff2
1.0
2.4
3.8
V
7
10*
Gain = 200
Voltage
amplification
ratio 21
Gain21
38.4
40
41.6
7
11*
Voltage
Gain22
96
100
104
7
12*
Gain23
192
200
208
7
13*
Current output
shift voltage 1
Vios1
0.96
1.04
1.12
V
7
14*
Current output
shift voltage 2
Vios2
1.93
2.08
2.23
V
7
15*
Current output
shift voltage 3
Vios3
2.91
3.12
3.33
V
7
16*
Current output
shift voltage 4
Vios4
3.49
3.74
3.99
V
7
17*
Output source
Isource2
150


µA
8
18*
Output sink
current
capacity
Isink2
150


µA
8
18*
DI input H
voltage
VDIH
Vreg−0.5

Vreg
V
9

DI input L
voltage
VDIL
0

0.5
V
9

CS input H
voltage
VCSH
Vreg−0.5

Vreg
V
9

CS input L
voltage
VCSL
0

0.5
V
9

CK input H
VCKH
Vreg−0.5

Vreg
V
9

VCKL
0

0.5
V
9

discharge
current
detect
amplification
ratio 22
Voltage
amplification
ratio 23
current
capacity
Interface
voltage
CK input L
voltage
DI setup time
TSDI
600


ns
9

DI hold time
THDI
600


ns
9

CS setup time
TSCS
600


ns
9

CS hold time
THCS
600


ns
9

Refer to figures 1 to 9 for the circuits and to table 4 for the command sequences used for measurement.
* For the charge/discharge current detect block, different command sequences are used during charging and
discharging.
Rev.1.0, Sep.19.2003, page 7 of 28
M61041FP
Measurement Circuit Diagrams
During Ipd measurement: S1 = off, S2 = on
All other times: S1 = on, S2 = off
CFOUT
DFOUT
VCC
VREG
VIN_2
DI
VIN_3
VIN_4
M61041FP
VIN_1
A
CREG
S2
4.7µF
CK
Data input
VREG ↔ VSS
CS
CIN
CIN
VDI
ANALOG
_OUT
VIN_11
0.01µF
VCK
GND
VCS
VCC
S1
VIN_12
VIN_11
VM_reg
S3
CIN
CIN
ANALOG
_OUT
Circuit 2
Rev.1.0, Sep.19.2003, page 8 of 28
Data input
VREG ↔ VSS
CS
0.01µF
VDI
GND
CK
VCK
VIN_4
DI
VCS
VIN_3
VCC
V
VREG
M61041FP
VIN_2
VS_reg
VIN_12
VIN_1
S2
DFOUT
VCC
CREG
CFOU T
S1
Circuit 1
M61041FP
CFOUT
DFOUT
VCC
DI
CK
Data input
VREG ↔ VSS
CS
CIN
CIN
ANALOG
_OUT
VIN_11
0.01µF
VDI
GND
VCK
VIN_4
4.7µF
VCS
VI N_3
VCC
CREG
VREG
M61041F P
VIN_1
VIN_2
V
VIN_12
VIN_11
Circuit 3
CFOUT
VCC
VIN_4
CREG
VREG
M61041FP
VIN_ 3
VCC
V
VIN_12
VIN_1
VIN_2
VIN_12
DFOUT
4.7µF
DI
CK
Data input
VREG ↔ VSS
CS
CIN
Circuit 4
Rev.1.0, Sep.19.2003, page 9 of 28
VDI
ANALOG
_OUT
0.01µF
VCK
VIN_11
CIN
VCS
GND
M61041FP
CFOUT
DFOUT
VCC
VIN_12
VIN_1
CREG
VREG
4.7µF
VBAT4
Data input
VREG ↔ VSS
CS
CIN
CIN
GND
ANALOG
_OUT
VIN_11
0.01µF
VDI
VIN_4
CK
VCK
VIN_3
VBAT3
DI
VCS
VIN_2
VBAT2
M61041FP
VBAT1
V
Circuit 5
CFOUT
DFOUT
VCC
VIN_12
VIN_1
CREG
VREG
4.7µF
VIN_2
VBAT2
VIN_3
VBAT3
VIN_4
M61041FP
VBAT1
DI
CK
Data input
VREG ↔ VSS
CS
VBAT4
GND
CIN
CIN
Circuit 6
Rev.1.0, Sep.19.2003, page 10 of 28
VDI
ANALOG
_OUT
VCK
VIN_11
VCS
0.01µF
A
M61041FP
CFOUT
DFOUT
VCC
VIN_12
VIN_2
VI N_3
VCC
VIN_4
CREG
VREG
M61041FP
VIN_1
4.7µF
DI
CK
Data input
VREG ↔ VSS
CS
CIN
CIN
VDI
VCK
ANALOG
_OUT
VIN_11
0.01µF
VCS
VIN_11
GND
V
Circuit 7
CFOUT
DFOUT
VIN_12
VCC
VIN_4
VIN_11
GND
VIN_11
DI
CK
CIN
CIN
ANALOG
_OUT
Circuit 8
Rev.1.0, Sep.19.2003, page 11 of 28
Data input
VREG ↔ VSS
CS
0.01µF
VDI
VIN_3
4.7µF
VCS
VIN_2
CREG
VREG
M61041FP
VIN_1
VCK
VCC
A
M61041FP
V
V
CFOUT
DFOUT
VCC
VIN_12
VIN_1
VIN_12
CREG
VREG
4.7µF
VIN_2
VBAT2
VIN_3
VBAT3
VIN_4
VBAT4
GND
M61041FP
VBAT1
DI
CK
Data input
VREG ↔ VSS
CS
CIN
CIN
VDI
ANALOG
_OUT
VCK
VIN_11
VCS
VIN_11
0.01µF
V
Circuit 9
Table 4 Command Sequences Used for Measuring Rated Values
No
Command Sequence
VIN_11 Input
1
2
3
4
(00)8 → (24)8 →(31)8 →(43)8 →(52)8
(00)8 → (13)8 →(43)8 →(51)8
(00)8
(00)8 → (71)8
90mV
0mV
0mV
0mV
5
6
(00)8 → (43)8
(00)8 → (51)8 →(14)8 →(15)8 →(16)8→(17)8
0mV
0mV
7
8
(00)8 → (51)8 →(10)8 →(11)8 →(12)8→(13)8
(00)8 → (51)8 →(13)8
0mV
0mV
9
10
11
12
13
14
15
16
17
18
(00)8 → (51)8 →(17)8
(00)8 → (43)8 →(52)8 →(37)8
(00)8 → (43)8 →(52)8 →(31)8 →(35)8
(00)8 → (43)8 →(52)8 →(32)8 →(36)8
(00)8 → (43)8 →(52)8 →(33)8 →(37)8
(00)8 → (43)8 →(52)8 →(31)8 →(24)8
(00)8 → (43)8 →(52)8 →(31)8 →(25)8
(00)8 → (43)8 →(52)8 →(31)8 →(26)8
(00)8 → (43)8 →(52)8 →(31)8 →(27)8
(00)8 → (43)8 →(52)8 →(31)8
0mV
0mV
90mV
25mV
3mV
90mV
90mV
90mV
90mV
45mV
Notes : 1. Indications such as (00)8 show the address and data, in that order, of the serial data from the
microprocessor in octal notation.
2. Numbers 10 to 17 are command sequences used during charging. For the commands used during
discharging, substitute (53)8 for (52)8.
3. During measurement, the voltage listed in table 4 should be input to VIN_11. When measuring during
charging, the specified voltage should be input to VIN_11 as a negative voltage. The specified voltage
should be input to VIN_11 as a positive voltage during discharging.
Rev.1.0, Sep.19.2003, page 12 of 28
M61041FP
Description of Circuit Blocks
(1) Battery Voltage Detect Circuit
As shown in figure 6, the battery voltage detect circuit block of the M61041FP consists of switches, a buffer
amplifier, a reference voltage circuit, and a logic circuit.
When the voltage to be detected is selected, based on serial data from the microprocessor, the appropriate switch
connections are determined by the logic circuit. The voltages Vbat1, Vbat2, Vbat3, and Vbat4 from the batteries
connected to the M61041FP, multiplied by Gamp1 (1.0), are output from the Analog_out pin. It is also possible to
output an offset voltage.
In the power-save mode all the switches are turned off, so the current consumption of this circuit block is zero.
Note : The settling time of this circuit block after voltage changes is about 50 µs.
VIN_1
S11
Vbat1
Switch control
S22
VIN_2
From serial/parallel
converter circuit
Logic circuit
S21
Vbat2
S32
VIN_3
Vbat3
S31
R2=R1
R2
VIN_4
S42
R1
R1
Vbat4
to Analog_Out
S41
R2
GND
Voff
S02
GND
S01
Figure 6 Battery Voltage Detect Circuit
Rev.1.0, Sep.19.2003, page 13 of 28
M61041FP
Battery Voltage Monitoring Method
To select battery voltage detection, serial data (51)8 is sent from reset status (00)8. The V1 battery voltage (Vin1) is
output from the analog output pin by sending (10)8. Next, (14)8 is sent to switch the analog output pin from the V1
battery voltage to the V1 offset voltage (Voff1). The actual voltage (Vbat1) can be obtained by the microprocessor
by calculating Vbat1 = (Vin1 – Voff1) / Gamp. The same method can be used for Vbat2 to Vbat4 in order to
monitor the battery voltage with a high degree of accuracy.
(2) Charge/Discharge Current Detect Block
As shown in figure 7, the charge/discharge current detect block of the M61041FP consists of a preamplifier current
output shift voltage adjustment circuit, a buffer amplifier, and dividing resistors.
The voltage difference indicated by the sensor resistor is amplified to the ground reference voltage by the
preamplifier. The gain can be switched using serial signals from the microprocessor. The output is impedance
converted by the buffer amplifier.
It is also possible to switch the current detect shift voltage using the microprocessor.
From serial/parallel
converter circuit
Vreg = 5.2V
AMP2
AMP3
Charge current
monitor
R
RC3
to Analog_Out
RC1
R
RC2
R
Charge current
monitor
RD1
R
RD2
RD3
AMP1
AMP4
Shift voltage
adjustment circuit
From serial/parallel
converter circuit
VIN_11
GND
GND
Rsense
Figure 7 Charge/Discharge Current Detect Block
Figure 8 illustrates the circuit block’s operation during discharge current detection. The discharge current flows into
Rsense, and any voltage drop that occurs is applied to the positive terminal of the amplifier (AMP1). The
amplifier’s gain can be increased by an instruction from the microprocessor, making it possible to monitor even
minute discharge currents with high accuracy.
To allow monitoring of the charge current, the voltage generated by VIN_11 is inverted and amplified before being
output. The other aspects use the same operating principle as that described above.
Rev.1.0, Sep.19.2003, page 14 of 28
M61041FP
From
interface circuit
Vb=Icha × Rsens × Gain
RC3
AMP2
RC1
RC2
RD1
AMP1
RD2
RD3
GND
Va=Idis × Rsens × Gain
VIN_11
Charge
current
Rsense
I c h a Discharge I d i s
current
Figure 8 Charge/Discharge Current Detect Explanation Diagram
(3) Overcurrent Detect Circuit Block
As shown in figure 9, the overcurrent detect circuit block of the M61041FP consists of a comparator, a reference
voltage circuit, and a delay circuit.
The detection voltage can be adjusted by trimming, making possible highly accurate voltage detection in
conjunction with a sensor resistor. In addition, it is possible to determine when the M61041FP is in overcurrent
detect status by monitoring the CIN pin using the microprocessor.
The M61041FP is also equipped with a simplified load detect circuit. Based on the status of the Vin12 pin it is
possible to provide protection with a shorter delay time than when using overcurrent detection.
DFOUT
VIN_12
Delay circuit
To microprocessor
+
Battery
Vref1
CIN
VIN_11
GND
Rsense
Figure 9 Overcurrent Detect Circuit Block
Rev.1.0, Sep.19.2003, page 15 of 28
M61041FP
(4) Series Regulator
The series regulator circuit is shown in figure 10. A Pch MOS transistor is used as the output control transistor. The
output voltage is adjusted by the M61041FP internally, so no external devices, such as resistors, are required.
Note : Due to the structure of the control transistor a parasite diode is formed between VCC and Vreg. This means
that the M61041FP can be destroyed by reverse current if the Vreg potential exceeds VCC. Consequently,
Vreg should be limited to VCC + 0.3 V or less.
VCC
VREF1
M1
+
Vreg
ON/OFF
R1
R2
From serial/parallel converter circuit
Figure 10 Series Regulator
Digital Data Format
First
Last
6-bit shift register
Address
decoder
Latch
Latch
Latch
Latch
Latch
Battery
voltage
adjuster
Shift
voltage
adjuster
Current
gain
adjuster
FET
controller
Output
selector
Figure 11 Serial/Parallel Converter Circuit Block Diagram
Rev.1.0, Sep.19.2003, page 16 of 28
Latch
VR,
overcurrent
controller
M61041FP
Data Timing Diagram (Model)
Figure 12 Serial/Parallel Converter Circuit Timing Chart
Data Content
Table 5
Address
Data
Setting Data
D5
D4
D3
D2
D1
D0
Reset
0
0
0
Battery voltage selector
Current output shift voltage adjuster
0
0
0
1
1
0
Current monitor gain adjuster
FET controller
0
1
1
0
1
0















Output selector
Regulator
Overcurrent detection controller
1
1
0
1
1
1






Content
See table 8
See table 9
See table 10
See table 11
See table 12
See table 13
Data Content
Table 6 Battery Voltage Selector
D5 to D3
D2
D1
D0
Output Voltage
Note
001
0
0
0
V1 voltage
Selected after reset
001
001
0
0
0
1
1
0
V2 voltage
V3 voltage
001
001
001
001
001
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
V4 voltage
V1 offset voltage
V2 offset voltage
V3 offset voltage
V4 offset voltage
• V1 voltage is selected after reset.
Table 7 Current Output Shift Voltage Adjuster
D5 to D3
D2
D1
D0
Current Output Shift Voltage Value
Note
010
010
0
0
0
0
0
1
0 V (no shift voltage)
0 V (no shift voltage)
Selected after reset
010
010
0
0
1
1
0
1
0 V (no shift voltage)
0 V (no shift voltage)
010
010
010
010
1
1
1
1
0
0
1
1
0
1
0
1
1V
2V
3V
3.6V
• No current output shift voltage after reset.
Rev.1.0, Sep.19.2003, page 17 of 28
Vreg/25×5
Vreg/25×10
Vreg/25×15
Vreg/25×18
M61041FP
Table 8 Charge/Discharge Current Detector
D5 to D3
D2
D1
D0
Output Gain Switch
Note
011
011
011
011
011
011
011
011
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Amplifier off
40× (current value output)
100× (current value output)
200× (current value output)
Amplifier off
40× (offset output)
100× (offset output)
200× (offset output)
Selected after reset
Same as after reset
• Amplifier off after reset.
Table 9 FET Controller
D5 to D3
D2
D1
D0
CFOUT
DFOUT
Note
100
100
100
100
0
0
0
0
0
0
1
1
0
1
0
1
High
Low
High
Low
High
High
Low
Low
Selected after reset
100
100
1
1
0
0
0
1
Don’t care
Don’t care
Don’t care
Don’t care
100
100
1
1
1
1
0
1
Don’t care
Don’t care
Don’t care
Don’t care
• DFOUT and CFOUT pins set to off after reset. (Current control FET is off when output is high level.)
Table 10 Output Selector
D5 to D3
D2
D1
D0
Output Selection
Note
101
101
0
0
0
0
0
1
Ground output
Battery voltage value output
Selected after reset
101
101
101
101
101
101
0
0
1
1
1
1
1
1
0
0
1
1
0
1
0
1
0
1
Charge current value output
Discharge current value output
Don’t care
Don’t care
Don’t care
Don’t care
• Ground potential output after reset.
Table 11 Regulator, Overcurrent Detection Controller
D5 to D3
D2
D1
D0
Voltage Regulator Output
Overcurrent Detect Circuit
Note
111
0
0
0
ON
ON
Selected after reset
111
111
111
111
111
111
111
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
OFF
ON
ON
Don’t care
Don’t care
Don’t care
Don’t care
OFF
CIN pin fixed low
CIN pin fixed high
Don’t care
Don’t care
Don’t care
Don’t care
Both circuits off
Overcurrent circuit off
Overcurrent circuit off
• Regulator output and overcurrent circuit both on after reset.
Note: A setting of 111001 caused the M61041FP to transition to the power-down mode. However, transition to the
power-down mode does not occur when connected to a charger (VIN_12 is high level).
Rev.1.0, Sep.19.2003, page 18 of 28
M61041FP
Timing Charts
Battery voltage (V)
Charging Sequence
5
Vbat4 reaches overcharge
detect voltage
4
3
2
From bottom: Vbat1, Vbat2, Vbat3, Vbat4
1
Charging time
0
0.15
0.1
0.05
0
-0.05
-0.1
-0.15
During
discharge
During
charging
20
Instruction from
microprocessor
15
10
5
Off during
initialization
Start of charging
End of charging
Instruction from
microprocessor
0
20
15
10
5
Off during
initialization
Start of charging
Instruction from
microprocessor
Battery voltage (V)
0
20
VIN_12 pin
15
VCC pin
10
VIN_1 pin
5
0
Vreg (V)
6
4
2
Charger
connected
0
6
Gain 200
4
2
Charger
connected
0
Battery 4
monitor
Battery 2 Battery 3
Battery 1 monitor monitor
monitor
Microprocessor Gain 40
Battery voltage monitor
operation start Charge current monitor
Note: A fixed-voltage charger is used.
Figure 13 Charging Sequence
Rev.1.0, Sep.19.2003, page 19 of 28
M61041FP
Battery voltage (V)
Discharge Sequence
5
Self-discharge time
Discharge time
4
3
2
1
From top: Vbat1, Vbat2, Vbat3, Vbat4
Vbat4 reaches excess
discharge detect voltage
0
0.15
0.1
0.05
0
-0.05
-0.1
-0.15
During
Start of discharge
discharge
Load connection
During
charging
End of discharge
20
15
Instruction from
microprocessor
10
Off in
power-down
mode
5
0
20
15
End of discharge
10
Off in
power-down
mode
Instruction from
microprocessor
5
Battery voltage (V)
0
20
15
VIN_1 pin
10
VIN_12 pin
5
VCC pin
Pulled down to ground potential
when discharge prohibited
0
6
4
2
System stop
Instruction from microprocessor
0
6
Gain 200
4
2
0
Battery 1 Battery 2 Battery 3
monitor monitor
monitor Battery 4
monitor
Gain 40
Discharge current monitor
Battery voltage monitor
Figure 14 Discharge Sequence
Rev.1.0, Sep.19.2003, page 20 of 28
M61041FP
Battery voltage (V)
Overcurrent Sequence
5
4
Vbat1=Vbat2=Vbat3=Vbat4
3
2
1
0
Rush current
Overcurrent
Load short
0.8
0.6
0.4
0.2
Rush current
Overcurrent
Load short
During
discharge
0
-0.2
20
15
10
5
0
20
End of discharge
End of discharge
15
10
5
Battery voltage (V)
0
20
VIN_1 pin
15
VCC pin
10
5
VIN_12 pin
0
6
4
2
0
6
4
2
0
Discharge
Gain 40
current monitor
Figure 15 Overcurrent Sequence
Rev.1.0, Sep.19.2003, page 21 of 28
M61041FP
Principal Item Characteristics
Overall
Current Consumption (ISUP1)-Power Supply Voltage (VCC) Characteristics
5V
10V
15V
20V
25V
10V
15V
20V
25V
10V
15V
20V
25V
10V
15V
20V
Rev.1.0, Sep.19.2003, page 22 of 28
25V
Vcc=14V
Current Consumption (IPS)-Temperature (Ta) Characteristics
Vcc=14V
Current Consumption (IPD)-Temperature (Ta) Characteristics
Vcc=14V
30V
Current Consumption (IPD)-Power Supply Voltage (VCC) Characteristics
5V
Current Consumption (ISUP3)-Temperature (Ta) Characteristics
30V
Current Consumption (IPS)-Power Supply Voltage (VCC) Characteristics
5V
Vcc=14V
30V
Current Consumption (ISUP2)-Power Supply Voltage (VCC) Characteristics
5V
Current Consumption (ISUP1)-Temperature (Ta) Characteristics
30V
M61041FP
Regulator Block
Regulator Output Voltage (VREG)-Power Supply Voltage (VCC) Characteristics Temp.=100˚C
Regulator Output Voltage (VREG)-Temperature (Ta) Characteristics Vcc=30V
5.30
5.30
5.25
5.25
5.20
5.20
30mA
20mA
10mA
0.1mA
5.15
5.10
5V
10V
15V
20V
25V
30V
Regulator Output Voltage (VREG)-Power Supply Voltage (VCC) Characteristics Temp.=25˚C
5.10
-50¨C
5.30
5.25
5.25
5.20
5.20
30mA
20mA
10mA
0.1mA
5.10
5V
10V
15V
20V
25V
30V
Regulator Output Voltage (VREG)-Power Supply Voltage (VCC) Characteristics Temp.=-25˚C
5.10
-50¨C
5.25
5.25
5.20
5.20
5.10
5V
10V
15V
20V
25V
30V
Regulator Output Voltage (VREG)-Output Current (IREG) Characteristics Temp.=25˚C
5.10
-50¨C
5V
5V
4V
4V
3V
3V
0V
0.00A
75¨C
100¨C
30mA
20mA
10mA
0.1mA
-25¨C
0¨C
25¨C
50¨C
75¨C
100¨C
Vcc=6V
30mA
20mA
10mA
0.1mA
-25¨C
0¨C
25¨C
50¨C
75¨C
100¨C
Regulator Output Voltage (VREG)-Output Current (IREG) Characteristics Vcc=14V
6V
1V
50¨C
5.15
6V
2V
25¨C
Regulator Output Voltage (VREG)-Temperature (Ta) Characteristics
5.30
30mA
20mA
10mA
0.1mA
0¨C
5.15
5.30
5.15
-25¨C
Regulator Output Voltage (VREG)-Temperature (Ta) Characteristics Vcc=14V
5.30
5.15
30mA
20mA
10mA
0.1mA
5.15
2V
6V
14V
30V
1V
0.05A
0.10A
0.15A
Rev.1.0, Sep.19.2003, page 23 of 28
0.20A
0.25A
0V
0.00A
90¨C
25¨C
-30¨C
0.05A
0.10A
0.15A
0.20A
0.25A
M61041FP
Overcurrent Detect Block
Overcurrent 1 Detect Voltage (VIOV1)-Temperature (Ta) Characteristics Vcc=14V
Overcurrent 1 Detect Delay Time (TIOV1)-Temperature (Ta) Characteristics
0.22V
15mS
0.21V
13mS
0.20V
11mS
0.19V
9mS
0.18V
-30ºC
0ºC
30ºC
60ºC
90ºC
Overcurrent 2 Detect Voltage (VCC/VIOV2)-Temperature (Ta) Characteristics Vcc=14V
7mS
-30ºC
0ºC
30ºC
60ºC
Overcurrent 2 Detect Delay Time (TIOV2)-Temperature (Ta) Characteristics
Vcc=14V
90ºC
Vcc=14V
4.2
3.8
3.4
3.0
2.6
2.2
1.8
-30ºC
0ºC
30ºC
60ºC
90ºC
Overcurrent Hold Detect Voltage (VCC-VIOVX)-Temperature (Ta) Characteristics
Vcc=14V
3.0V
-30ºC
450mS
400mS
350mS
2.6V
300mS
250mS
2.4V
200mS
150mS
2.2V
100mS
50mS
2.0V
-30ºC
0mS
0ºC
30ºC
Rev.1.0, Sep.19.2003, page 24 of 28
60ºC
90ºC
30ºC
60ºC
90ºC
Overcurrent 1 Detect Delay Time (TIOV1)-Capacitance (CICT) Characteristics Vcc=14V
500mS
2.8V
0ºC
M61041FP
Battery Voltage Detect Block
Battery Voltage Input Offset Voltage (VOFF1)-Temperature (Ta) Characteristics
VREG=5.2V
0.40V
Battery Voltage Amplification Ratio 1 (Gamp1)-Temperature (Ta) Characteristics VREG=5.2V
1.00%
0.75%
0.35V
0.50%
0.30V
0.25%
0.25V
0.00%
-0.25%
0.20V
V1_offset
V2_offset
V3_offset
V4_offset
0.15V
0.10V
-30ºC
0ºC
30ºC
60ºC
90ºC
V1_Gain_err
V2_Gain_err
V3_Gain_err
V4_Gain_err
-0.50%
-0.75%
-1.00%
-30ºC
0ºC
30ºC
60ºC
90ºC
Discharge XXXXX
Battery Voltage Input Offset Voltage (VOFF2)-Temperature (Ta) Characteristics
VREG=5.2V
Discharge Current Input Offset Voltage (VOFF2)-Temperature (Ta) Characteristics VREG=5.2V
18mV
18mV
16mV
16mV
14mV
14mV
12mV
12mV
10mV
10mV
Offset 40
Offset100
Offset200
8mV
6mV
-30ºC
0ºC
30ºC
60ºC
90ºC
Battery Voltage Amplification Ratio (Gamp2)-Temperature (Ta) Characteristics
VREG=5.2V
6mV
-30ºC
4%
3%
3%
2%
2%
1%
1%
0%
0%
-1%
-1%
Gain_err40
Gain_err100
Gain_err200
-3%
-4%
-30ºC
0ºC
30ºC
60ºC
Rev.1.0, Sep.19.2003, page 25 of 28
90ºC
0ºC
30ºC
6ºC
90ºC
Discharge Current Amplification Ratio (Gamp2)-Temperature (Ta) Characteristics VREG=5.2V
4%
-2%
Offset 40
Offset100
Offset200
8mV
-2%
Gain_err40
Gain_err100
Gain_err200
-3%
-4%
-30ºC
0ºC
30ºC
60ºC
90ºC
M61041FP
Sample Application Circuit
CVCC
DFET
To + terminal
CFET
See note 3.
RIN12
CIN1
VIN_12 DFOUT
VDD
VCC
RCF
CCF
CFOUT
VREG
VIN_1
CREG
M37516
See note 2.
RIN3
CK
CS
DI
DI
VIN_2
VIN_3
CIN3
RIN4
ANALOG_OU
CK
Battery 2
Protect
Reset
nd
VOU
CS
VIN_1
CIN2
M61041FP
Voltage
Detect Circuit
AD_IN1
Battery 1
VIN _2
VDET
2
VIN
SENCE
CIN1
RIN2
VREF
OUT
Vcc
RIN1
Battery 3
VIN_3
VIN_4
CIN4
Battery 4
VIN_4
CIN
AD_IN2
DGNDAGND
VIN_11
CIN11
RIN11
CIN_1
VSS
See note 1.
CICT
RSENSE
To - terminal
Figure 16 Sample Application Circuit
Notes on Circuit Board Design
1. The current sensor resistor (RSENSE) should be located adjacent to the VSS and VIN_11 pins of the
M61041FP. In addition, no circuitry other than that recommended above should be added between the
M61041FP and RSENSE. Any extraneous current flow in this channel could result in errors when measuring
the charge and discharge currents.
2. The load capacitance of the ANALOG_OUT pin, including parasite capacitance, should be no more than 10 pF.
If a capacitor of more than 10 pF is connected, the output from ANALOG_OUT may begin to oscillate.
3. Power supply fluctuations during overcurrent detection and when connected to a charger may cause the
M61041FP to reset. It is possible to prevent incorrect operation by connecting a CR filter to the control signal of
the charge control FET.
Rev.1.0, Sep.19.2003, page 26 of 28
M61041FP
Table 12 External Device Constants
Device
Symbol
Purpose
Recommen
ded Value
Min.
Max.
Notes
Pch MOSFET
DFET
Discharge control




Pch MOSFET
CFET
Charge control




Resistor
RIN1
ESD countermeasure
10Ω

1kΩ
1) Values differ among RIN2 to RIN4.
Capacitor
CIN1
Power supply
fluctuation
countermeasure
0.22µF

1.0µF
Resistor
RIN2
ESD countermeasure
1kΩ

1MΩ
Capacitor
CIN2
Power supply
fluctuation
countermeasure
0.22µF

1.0µF
Resistor
RIN3
ESD countermeasure
1kΩ

1MΩ
Capacitor
CIN3
Power supply
fluctuation
countermeasure
0.22µF

1.0µF
Resistor
RIN4
ESD countermeasure
1kΩ

1MΩ
Capacitor
CIN4
Power supply
fluctuation
0.22µF

1.0µF
Resistor
RIN11
Power supply
fluctuation
countermeasure
100Ω

200Ω
Capacitor
CIN11
Power supply
fluctuation
countermeasure
0.1µF

1.0µF
Resistor
RIN12
Charger reverse
connection
countermeasure
10kΩ
300Ω
100kΩ
Capacitor
CIN12
Power supply
fluctuation
0.01µF

0.1µF
Capacitor
CVCC
Power supply
fluctuation
countermeasure
0.22µF



Sensor
resistor
RSENSE
Charge/discharge
current monitoring
20mΩ



Capacitor
CICT
Delay time setting
0.01µF

0.47µF

Capacitor
CREG
Output voltage
fluctuation
countermeasure
4.7µF
0.47µF


Resistor
RCF
Power supply
fluctuation
countermeasure
1kΩ
500Ω

3) The upper value for confirmation of
overcurrent operation should be adjusted
as necessary.
Capacitor
CCF
Power supply
0.1µF
0.047µF


2) RIN2 and CIN2 should be set to the
same value.
2) RIN2 and CIN2 should be set to the
same value.
countermeasure
3) The upper value for confirmation of
overcurrent operation should be adjusted
as necessary.
3) The upper value for confirmation of
overcurrent operation should be adjusted
as necessary.
countermeasure
fluctuation
countermeasure
Note: When designing applications, due consideration should be given to safety.
Rev.1.0, Sep.19.2003, page 27 of 28
M61041FP
Package Dimensions
16P2X
Note : Please contact Renesas Technology Corporation for further details.
Rev.1.0, Sep.19.2003, page 28 of 28
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0