RENESAS M61040FP

M61040FP
Smart Battery Protection and Monitoring IC
REJ03F0237-0200
Rev.2.00
Mar 18, 2008
Description
The M61040FP is intended to be used as SB: Smart Battery.
All functions needed for SB are packed to this M61040FP. The combination use with microcomputer such as M37515
will give various functions such as a detection or calculation of SB remaining capacity. Over current detection circuit
dedicated in M61040FP will give safety FET on/off control independent from microcomputer control.
The amp gain of charge/discharge current detection circuit is controlled by microcomputer, therefore the accuracy of
SB's remaining capacity detection becomes better than before. The reset circuit and the linear regulator for VCC/Vref of
microcomputer are dedicated in M61040FP. So this will help easy design of power circuit design of SB.
Features
•
•
•
•
•
Built-in high gain op-amps for monitoring charge/discharge current
Built-in over current detection circuit for FET protection
All FETs are controlled by microcomputer
Various powers saving function to reduce total power dissipation
High input voltage device (absolute maximum rating: 33 V)
Application
Smart battery system
Block Diagram
VIN12
CFOUT
CIN
DFOUT
PFOUT
VCC
Vreg
Over current
detection
circuit
Series
Regulator
Vref
Regulator
Delay circuit
ON/OFF and
Reset circuit
Reset
VIN1
CK
DI
Battery cell
Serial to
Parallel
conversion
circuit
voltage
VIN2
detection
circuit
+
CS
VIN3
−
Gain selector
ANALOG OUT
Multi-plexer
circuit
Offset
control
VIN4
+
Battery cell 1-4
voltage analog
output
−
Charge/Discharge current detection circuit
GND
VIN11 VIN10
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 1 of 24
M61040FP
Pin Arrangement
M61040FP
VCC
1
20 Vreg
CFOUT
2
19 Vref
PFOUT
3
18 Reset
DFOUT
4
17 DI
VIN1
5
16 CK
VIN2
6
15 CS
VIN3
7
14 ANALOG OUT
VIN4
8
13 CIN
VIN12
9
12 VIN11
GND
10
11 VIN10
(Top view)
Outline: 20P2X-A
Pin Description
Pin No.
Pin Name
Functions
5
6
7
8
9
13
11
VIN1
VIN2
VIN3
VIN4
VIN12
CIN
VIN10
Battery 1 + voltage input
Battery 1 – voltage and battery 2 + voltage input
Battery 2 – voltage and battery 3 + voltage input
Battery 3 – voltage and battery 4 + voltage input
Monitoring charger is connected or not
Connect capacitor for over current detection delay
12
VIN11
1
10
20
19
18
14
4
2
17
16
VCC
GND
Vreg
Vref
RESET
ANALOG OUT
DFOUT
CFOUT
DI
CK
Charge/discharge current monitor input and connects charge/discharge current sense
resistor
Power source pin. Power from charger or battery
Ground
Linear-regulator output for microcomputer
Vreg voltage output for Vreg of microcomputer, Max 200 µA/5 V
Reset signal output to RESET of microcomputer
Various analog signal outputs to AD-input of microcomputer
Discharge FET-drive output. The driver is turned off when over current detected.
Charge FET-drive output. The driver is turned off by microcomputer.
Input of 6-bit length serial data from microcomputer
15
3
CS
PFOUT
Charge/discharge current monitor input and connects charge/discharge current sense
resistor
Input of shift clock from microcomputer. DI's input data is latched by low-to-high edge of
this CK
During low signal input to this CS, data input to DI is enabled.
Pre-charge FET-drive output. The driver is turned off by microcomputer.
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 2 of 24
M61040FP
Absolute Maximum Ratings
Item
Absolute maximum rating
Supply voltage
Power dissipation
Operating temperature range
Storage temperature range
Symbol
Vabs
VCC
Pd
Topr1
Tstg
Ratings
33
30
750
–20 to +85
–40 to +125
Unit
V
V
mW
°C
°C
Electrical Characteristics
(Ta = 25°C, VCC = 14 V, unless otherwise noted)
Item
Total
Symbol
Supply voltage
VCC
Supply current 1
Isup1
Min
Typ
Max
Unit
—
—
30
V
105
200
280
µA
Circuit
7
Test Conditions
Voltage monitor, V/R,
reset ON, current monitor ON
Supply current 2
Isup2
65
120
165
µA
7
Voltage monitor, V/R,
reset ON, current monitor OFF
Supply current
Ips
35
60
85
µA
7
(at power save mode)
Supply current
Regulator ON, non-loading,
reset circuit ON, others OFF
Ipd
—
—
0.5
µA
7
All operation stop,
VIN12 = GND
(at power down
mode)
Regulator
Output voltage
Vreg
5.145
5.2
5.295
V
3
Iout = 20 mA
Input and output
Vdif0
—
0.3
0.8
V
3
Iout = 20 mA
Linear regulation
∆Vout10
—
100
200
mV
3
VCC = 6.2 to 24 V,
Load regulation
∆Vout20
—
30
45
mV
3
VCC = 6.2 V,
Input voltage
VIN0
—
—
30
V
Reference
Output voltage
Vref
4.818
4.85
4.917
V
4
Iout = 200 µA
voltage
Load stability
∆Vout21
—
5
45
mV
4
VCC = 6.2 V,
Over current
Over current inhibit
Vcl
VCL – 0.02
0.2
VCL + 0.02
V
8
detection
detection voltage 1
Vch
Vcc
3 × 0.6
Vcc
3
Vcc
3 × 1.4
V
8
Load short detection
Tvcl
7
10
15
ms
5
CICT = 0.01 µF
Tvch
150
250
350
µs
8
voltage difference
Iout = 20 mA
Iout = 50 µA to 20 mA
VCC voltage
Iout = 50 to 200 µA
Over current inhibit
detection voltage 2
Over current inhibit
detection delay time 1
Over current inhibit
detection delay time 2
Battery voltage
Input offset voltage
Voff1
31
208
385
mV
5
detection
Voltage gain 1
Gamp1
0.99
1.0
1.01
—
5
Output source current
Isource1
150
—
—
µA
10
Output sink current
Isink1
150
—
—
µA
10
Detection voltage of
Vref-Voff1
4.45
—
—
V
5, 6
battery cell
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 3 of 24
M61040FP
Item
Min
Typ
Max
Unit
Circuit
Voff2
0.2
2
3.8
V
5
Voltage gain 21
Gain21
38.4
40
41.6
V
5
Voltage gain 22
Gain22
96
100
104
V
5
Voltage gain 23
Gain23
192
200
208
V
5
Output source current
Isource2
150
—
—
µA
9
Output sink current
Isink2
150
—
—
µA
9
DI input H voltage
VDIH
3.5
—
Vreg
V
1
DI input L voltage
VDIL
0
—
0.5
V
1
CS input H voltage
VCSH
3.5
—
Vreg
V
1
CS input L voltage
VCSL
0
—
0.5
V
1
Charge/
Input offset voltage
discharge
current
detection
Interface
Reset
Symbol
CK input H voltage
VCKH
3.5
—
Vreg
V
1
CK input L voltage
VCKL
0
—
0.5
V
1
Detection voltage1
Vdet–
3.045
3.25
3.475
V
2
Release voltage1
Vdet+
4.16
4.2
4.27
V
2
Conditioning
VIN1 resistor
RINV1
4.4
12
27
kΩ
6
circuit
VIN2 resistor
RINV2
4.4
12
27
kΩ
6
VIN3 resistor
RINV3
4.4
12
27
kΩ
6
VIN4 resistor
RINV4
4.4
12
27
kΩ
6
Reference period
CK
TSDI THDI
DI
TSCS
THCS
CS
Figure 1 Interface Timing
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 4 of 24
Test Conditions
Gain = 200 selected
M61040FP
Operation Description
M61040 is developed for intelligent Li-ion battery pack such as SB in SBS. M61040 is suitable for smart battery.
• SBS: Smart Battery System introduced by Intel and Duracell
• SB: Smart Battery which contains 3 or 4 series Li-ion battery cells.
All analog circuits are included to M61040. Therefore pair using with microcomputer such as M37515 and small
additional parts will give various functions such as battery remaining capacity detection. All functions are described as
follows:
1. Voltage detection circuit of each Li-ion battery cells
M61040 can output each battery cell's voltage of 3 or 4 series connection. Built-in buffer amplifier is monitoring
each battery voltage. Microcomputer can adjust the offset voltage.
2. Charge/discharge current detection circuit
In SBS, remaining capacity check function (Gas-gage function) is necessary. To calculate accurate remaining
capacity, microcomputer must get charge/discharge current periodically. Accurate charge/discharge current of
external sense register is monitored by built-in amp. The charge/discharge current is converted to voltage value
through the accurate sense resistor.
Output gain can be controlled by microcomputer. Off-set voltage can be set lower by external parts, therefore
dynamic range of microcomputer's A to D converter will widen.
3. Over current detection circuit
M61040 contains over current detection circuit. The discharging FET is turned off to stop discharging and it
continues for the over current detection delay time (tIOV1) or longer, if the discharging current becomes equal to or
higher than a specified value. It is necessary for safety of Li-ion battery pack. Delay time is set by external capacity
connected to CIN. Also the voltage of CIN shows detection or NOT detection of over current. Over current
detection is controlled independently by this M61040's built-in hardware NOT by microcomputer's software control.
4. Series regulator, reference voltage
M61040 contains low drop out series regulator. Microcomputer in SB does not need any additional voltage regulator,
Max 20 mA/5 V. Also M61040 gives very accurate reference voltage as 4.85 V for Vref voltage for
microcomputer's A to D converter.
5. Reset circuit for microcomputer
Vreg output voltage is checked by reset circuit of M61040. Therefore, lower voltage of Vreg issues RESET signal to
stop mull-function of microcomputer. Also, lower voltage after long time's left issues RESET signal to stop mullfunction of microcomputer. This function is useful for safety of long time's left battery.
When charger is connected to SB, this circuit will check Vreg voltage, so if Vreg voltage is NOT enough high, this
circuit remains low as for RESET signal to microcomputer.
6. Power save function
M61040FP contains power save function to control several supply current.
The function and control method are shown as table 1.
The function of battery voltage detection circuit, charge/discharge detection circuit, over current detection circuit
can be stopped as the need arises.
Table 1
Control Method
Software control
(through serial I/F)
Battery Voltage
Detection Circuit
{
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 5 of 24
Charge/Discharge
Detection Circuit
{
Each function can be ON/OFF separately.
Over Current
Detection Circuit
{
M61040FP
 Enter power down mode
Microcomputer issues shot-down command to M61040 after microcomputer detects that battery voltage is too
low. After this command, the DFOUT pin is set to "high" and the VIN12 pin is pulled down by internal resistor to
be set "low" and series regulator are turned off.
In the power down mode, the M61040 operation is impossible. And CFOUT, DFOUT and PFOUT pins are set
to "high". (In this situation, both charging and discharging are forbidden.)
At this time, supply current becomes Max 1.0 µA, so drops of battery voltage is prevented.
VIN12
9
1
VCC
GND level
CFOUT
3
PFOUT
4
Control signal
from I/F circuit
in discharging
Vreg 20
2
DFOUT
VIN1 5
Series
Regulator
Vref 19
Regulator
ON/OFF control
reset circuit
CK 16
DI 17
CS 15
M61040FP
RESET 18
Serial to Parallel
conversion
circuit
Figure 2 Function after Detecting Over-discharge
 Resume from power down mode
After entering power down mode, the series regulator will begin operation when charger is connected (VIN12 pin
is high). The RESET will output low to high signal when Vreg is over reset level voltage. Microcomputer will
begin operation and send command to resume M61040 from power down mode.
7. Conditioning circuit
M61040 have a discharge circuit of each cells. It is available for drop of cell voltage for safety purpose. And to
shorten the difference voltage among the cells. It can extend the battery pack life.
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 6 of 24
M61040FP
Measurement Circuit
CFOUT
PFOUT
DFOUT
VIN12
VCC
14 V
VREG
VIN1
5V
VREF
VIN2
RESET
VIN3
M61040FP
DI
VIN4
CK
GND
CS
VIN10
IDI
ICK
ICS
ANALOG OUT
VIN11
TEST0
TEST1
A
CIN
A
Circuit 1
CFOUT
PFOUT
DFOUT
VIN12
VCC
VREG
VIN1
VREF
VIN2
1 MΩ
V
RESET
VIN3
M61040FP
DI
VIN4
CK
GND
V
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 2
CFOUT
PFOUT
DFOUT
VIN12
VCC
VREG
VIN1
V
VREF
VIN2
RESET
VIN3
M61040FP
DI
VIN4
CK
GND
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 3
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 7 of 24
4.7 µF
V
fl
A
M61040FP
4.7 µF
CFOUT
PFOUT
DFOUT
VIN12
VCC
VREG
VIN1
5V
VREF
VIN2
RESET
VIN3
M61040FP
DI
VIN4
fl
V
CK
GND
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 4
V
CFOUT
PFOUT
DFOUT
VIN12
VCC
V1
V2
V3
VREG
VIN1
VIN2
RESET
VIN3
M61040FP
DI
VIN4
V4
Data Input
0.5 V↔3.5 V
CK
GND
CS
VIN10
ANALOG OUT
VIN11
TEST0
V
4.7 µF
VREF
TEST1
V
CIN
fl
Circuit 5
I1
A
CFOUT
V1
PFOUT
DFOUT
VIN12
VCC
I2
A
VREG
VIN1
VIN2
V2
RESET
VIN3
I3
A
M61040FP
DI
VIN4
CK
GND
V3
CS
VIN10
I4
A
V4
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 6
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 8 of 24
4.7 µF
VREF
Data Input
0.5 V↔3.5 V
M61040FP
Measuring Ipd: ON
Except above : OFF
Ipd, Ips, Isup2, Isup1
Measuring Ipd: ON
Except above : OFF
CFOUT
A
PFOUT
DFOUT
VIN12
VCC
VREG
VIN1
VREF
VIN2
RESET
VIN3
M61040FP
DI
VIN4
Data Input
0 V↔5 V
CK
GND
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 7
V
CFOUT
PFOUT
DFOUT
VIN12
VCC
14 V
VREG
VIN1
V
VREF
VIN2
RESET
VIN3
M61040FP
4.7 µF
DI
VIN4
CK
GND
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 8
CFOUT
PFOUT
DFOUT
VIN12
VCC
14 V
VREG
VIN1
RESET
VIN3
M61040FP
DI
VIN4
Data Input
0.5 V↔3.5 V
CK
GND
Isink
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 9
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 9 of 24
4.7 µF
VREF
VIN2
A
Isource
M61040FP
CFOUT
PFOUT
DFOUT
VIN12
VCC
V1
V2
V3
V4
VREG
VIN1
RESET
VIN3
M61040FP
DI
VIN4
Data Input
0.5 V↔3.5 V
CK
GND
Isink
CS
VIN10
ANALOG OUT
VIN11
TEST0
TEST1
CIN
Circuit 10
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 10 of 24
4.7 µF
VREF
VIN2
A
Isource
M61040FP
Block Diagram Description
(1) Battery voltage detection circuit
The M61040 battery voltage detection circuit is shown in figure 3.
This circuit is composed of switch, buffer amplifier, reference voltage section and logic circuit.
Microcomputer selects detecting voltage before logic circuit controls the connection of switches. This connection
decides which cell voltage (Vbat1, Vbat2, Vbat3, Vbat4) should be output from analog out pin. Besides offset
voltage can be output.
In power down mode, supply current in this block is close to zero because all switches are off.
Note: Regard 50 µs as the standard of settling time by voltage change in this block.
VIN1
5
S11
Vat1
S22
VIN2
6
S21
Vat2
Switch Control
S32
VIN3
7
Logic Circuit
From Serial to Parallel
conversion circuit
S31
Vat3
S42
VIN4
−
8
+
S41
Vat4
To Multiplexer circuit
VIN10
Vref
S02
11
GND
S01
Figure 3 Battery Voltage Detection Circuit
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 11 of 24
M61040FP
(2) Charge/discharge current detection circuit
The charge/discharge current detection circuit is shown in figure 4. This circuit is composed of offset voltage
adjustment circuit, buffer amplifier and resistor network.
The pre-amplifier amplifies the voltage of sense resistance to the voltage based on GND. The voltage gain can be
selected by microcomputer commands.
Buffer amplifier does an impedance translation between input and output.
Vreg = 5.2 V
AMP3
+
To Multiplexer
circuit
AMP2
+
R
RC3
−
−
RC1
R
From Serial to Parallel
conversion circuit
Charge current
Monitor
RC2
R
RD1
R
Discharge current
Monitor
−
RD2
+
−
+
RD3
AMP1
From Serial to Parallel
conversion circuit
AMP4
Offset voltage
Adjustment circuit
VIN10
11
VIN11
12
GND
10
Rsence
Figure 4 Charge/Discharge Current Detection Circuit
The offset voltage can be compensated by adjustment circuit.
The function in detecting discharge current is shown in figure 5. The differential voltage of sense resistor is input to
+ (plus) terminal of AMP 1 when discharge current is flowing in sense resistor. Selecting high voltage gain by
microcomputer's command is capable of monitoring very little discharge current accurately.
The differential voltage of sense resistor is input to – (minus) terminal of AMP 2 when charge current is flowing in
sense resistor. The methods of detecting in charging are the same as in discharging except that AMP2 reverses input
voltage before outputting.
Note: Regard 500 µs as the standard of settling time by voltage change in this block.
Vb = Idis • Rsens • Gain
From I/F circuit
+
AMP2
RC3
−
RC1
RD1
RC2
−
AMP1
+
RD2
RD3
Va = Idis • Rsens • Gain
12
VIN11
Rsence
11
VIN10
Charge current Icha Discharge current Idis
Figure 5 Charge/Discharge Current Detection
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 12 of 24
M61040FP
(3) Over current detection circuit
The over current detection circuit is shown in figure 6. This circuit is composed of comparator, reference voltage
and delay circuit.
It can be got high accuracy over current detection by adjusting detection voltage with sense resistor. Microcomputer
can detect the over current status through monitoring "CIN" pin.
Besides this block contains load-short detection circuit. This circuit detects load-short with VIN12 pin and protects
faster than over current detection.
VIN12
9
4
DFOUT
−
Delay
circuit
To Microcomputer
13
Battery
+
Vref1
CIN
VIN11
12
VIN10
11
Rsense
Figure 6 Over Current Detection Circuit
(4) Voltage regulator and reference voltage
Voltage regulator and reference circuit are shown in figure 7. Pch MOS transistor is used for output driver.
The output voltage can be adjusted by M61040 itself. So the external resistor is not required.
Note: There is a diode put between VCC and Vreg terminal to prevent the invert current from damaging this IC when
VCC voltage is higher than Vreg voltage. So please always keep Vreg voltage lower than VCC + 0.3 V.
Set a condenser on output to suppress input changes or load changes.
VCC
1
VREF1
M1
−
+
Vreg
20
ON/OFF
R1
VREF2
−
R2
M1
+
19
Vref
ON/OFF
R3
R4
Serial to Parallel conversion circuit
Figure 7 Voltage Regulator Circuit
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 13 of 24
M61040FP
(5) Reset circuit
The M61040 reset circuit is shown in figure 8. This circuit is composed of comparator, reference voltage section and
breeder resistor.
The reset output is Nch open drain structure so the reset delay time depends on external CR value.
The reset circuit monitors Vreg output to prevent microcomputer abnormal operation when VCC voltage goes down
abnormally.
Vreg
R1
+
−
R2
Vref1
Rh
GND
Figure 8 Reset Circuit
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 14 of 24
RESET
M61040FP
(6) Conditioning circuit
The M61040 conditioning circuit is shown in figure 9. This circuit is composed of switch, resistor and logic circuit.
According to the serial data from microcomputer, the logic circuit can individually control the switches (S60, S61 ...
etc.) to do individual cell discharge to a select voltage.
This circuit is capable of making all sells discharge at the same time.
VIN1
5
S60
V1
R60
VIN2
6
S61
V2
R61
Switch Control
VIN3
7
S62
Logic circuit
V3
R62
VIN4
8
S63
V4
Serial to Parallel conversion
circuit
R63
GND
10
Figure 9 Conditioning Circuit
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 15 of 24
M61040FP
Digital Data Format
MSB
First
Last
LSB
DI
6-bit shift resister
CK
D5
CS
D4
D2
D3
D1
Decoder
Address
Latch
Latch
Latch
Latch
Latch
Latch
MPX
MPX
MPX
MPX
MPX
MPX
*1
*2
Offset
adjustment
Vreg, Vref Multiplexer
control
control
FET, VR
control
Notes: *1 Charge, discharge current detection
*2 Battery voltage output
Figure 10 Serial to Parallel Conversion Circuit
Data Timing Example
LSB
DI
D0
MSB
D1
D2
D3
D4
D5
CK
CS
Figure 11 Serial to Parallel Timing Chart
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 16 of 24
D0
M61040FP
Data Timing
Table 2
Establishment Data
Reset
Battery voltage output
Offset adjustment
Charge/discharge current detection
FET control
Multiplexer select
Conditioning circuit
Regulator over current control
D5
Address
D4
D3
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
D2
Data
D1
D0
Contents
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Refer to table 3
Refer to table 4
Refer to table 5
Refer to table 6
Refer to table 7
Refer to table 8
Refer to table 9
Table 3 Battery Voltage Output
D2
0
0
0
0
D1
0
0
1
1
D0
0
1
0
1
1
1
1
1
0
0
1
1
0
1
0
1
Note:
Output Voltage
Detail
V1
V2
V3
V4
Connect to VIN2
Connect to VIN3
Connect to VIN4
Connect to VIN10
Offset voltage output
Offset voltage output
Offset voltage output
Offset voltage output
V1 battery voltage output when system reset
Table 4 Offset Voltage Control Section of Discharge Current Monitor Amplifier
Note:
D2
D1
D0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Output
Offset Voltage Value
No offset (0 V)
1V
2.1 V
3.1 V
3.7 V
1V
1V
1V
No offset voltage when system reset
Table 5 Charge and Discharge Current Detection
Note:
D2
0
0
0
0
1
1
1
D1
0
0
1
1
0
0
1
D0
0
1
0
1
0
1
0
1
1
1
Mode
AMP stop, resistor open
Gain × 40 output
Gain × 100 output
Gain × 200 output
AMP stop, resistor open
Offset output (× 40)
Offset output (× 100)
Offset output (× 200)
Amplifier operation is stopped when system reset
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 17 of 24
Output
AMP operation stop, current save
AMP operation stop, current save
M61040FP
Table 6 FET Regulator Control
D2
D1
D0
CFOUT Terminal
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
High
High
High
High
Low
Low
Low
Low
Note:
FET Connection Terminal
DFOUT Terminal
High
High
Low
Low
High
High
Low
Low
PFOUT Terminal
High
Low
High
Low
High
Low
High
Low
CFOUT, DFOUT and PFOUT are high when system reset. (Over current detection is disable when DFOUT is high.)
Table 7 Multiplexer Control
D2
0
0
0
0
1
1
1
1
Note:
D1
0
0
1
1
0
0
1
1
D0
0
1
0
1
0
1
0
1
Output
Open output (floating) select
Open output (floating) select
Open output (floating) select
Open output (floating) select
Charge current output select
Discharge current output select
Battery voltage output select
GND output select
Multiplexer output is floating when system reset
Table 8 Conditioning Circuit
D2
0
0
0
0
1
1
1
1
Note:
D1
0
0
1
1
0
0
1
1
D0
0
1
0
1
0
1
0
1
Output
Open
V1 conditioning (short VIN1 and VIN2)
V2 conditioning (short VIN2 and VIN3)
V3 conditioning (short VIN3 and VIN4)
V4 conditioning (short VIN4 and GND)
V1 to V4 conditioning (discharge all cells)
Open
Open
Conditioning circuit is floating when system reset
Table 9 Regulator, Over Current Detection Control
Note:
Output
Over Current Detection Circuit
D2
D1
D0
0
0
0
0
0
1
0
1
0
ON
OFF (GND output) *1
ON
ON
*1
Capacity delay terminal L fix
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
ON
Don't care
Don't care
Don't care
Don't care
Capacity delay terminal H fix
Don't care
Don't care
Don't care
Don't care
Regulator
The regulator output is enable when system reset.
1. All functions of M61040 are stooped. But if the charger is connected then M61040 will not enter power down
mode.
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 18 of 24
M61040FP
Timing Chart
VIN11 (V)
Battery Voltage (V)
Discharge Sequence
5
4
3
2
1
0
Vbat4 reaches the over-charge voltage.
From low voltage
(Vbat1, Vbat2, Vbat3, Vbat4)
Charge Period
0.15
0.1
0.05
0
−0.05
−0.1
−0.15
Discharging
Charging
CFOUT (V)
20
15
Command from Microcomputer
10
Charge Start
Off in initializing
5
Charge Stop
Command from Microcomputer
0
PFOUT (V)
20
15
10
Off in initializing
Command from Microcomputer
5
Command from Microcomputer
Pre-charge stop
Pre-charge Start
0
DFOUT (V)
20
15
10
Off in initializing
Charge Start
5
Command from Microcomputer
Supply Voltage (V)
20
Vreg, RESET
0
5
10
VDD pin
5
VIN1 pin
0
Vreg
0
ANALOG OUT (V)
VIN12 pin
15
Charger
connected
RESET
Microcomputer starts
operations.
Gain 200
5
Pre-charge current
Monitor
0
Gain 40
Charge current
Monitor
Bat1
Monitor
Bat3
Bat2
Monitor
Monitor
Bat4
Monitor
Note: Testing in constant voltage
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 19 of 24
M61040FP
VIN11 (V)
Battery Voltage (V)
Discharge Sequence
5
Discharge Period
4
3
2
1
Self discharge period
From high voltage
(Vbat1, Vbat2, Vbat3, Vbat4)
Vbat4 reaches the over-discharge
voltage.
0
0.15
0.1
0.05
0
−0.05
−0.1
−0.15
Discharge
Discharge Start
Discharge Stop
Charge
CFOUT (V)
20
15
Command from
Microcomputer
10
5
Command from
Microcomputer
0
PFOUT (V)
20
15
10
Command from
Microcomputer
5
Command from
Microcomputer
0
DFOUT (V)
20
15
Off in power-down mode
10
Discharge stop
5
Command from
Microcomputer
Vreg, RESET
Supply Voltage (V)
0
20
15
VIN1 pin
10
VIN12 pin:
Pulled down to GND
in discharge forbidden
5
0
5
RESET
VDD pin
Vreg
System stop
Command from
Microcomputer
ANALOG OUT (V)
0
5
0
Gain 200
Gain 40
Discharge current
Monitor
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 20 of 24
Bat1
Bat2
Bat3
Monitor Monitor Monitor Bat4
Monitor
M61040FP
VIN11 (V)
Battery Voltage (V)
Over Current Detection Sequence
5
4
Vbat1 = Vbat2 = Vbat3 = Vbat4
3
2
1
0
0.4
0.3
0.2
0.1
0
−0.1
−0.2
−0.3
−0.4
Rash Current
Generation
Discharge
Rash Current
Generation
Over-current
Generation
Load Short
Charge
20
CFOUT (V)
Load Short
Over-current
Generation
Discharge Stop
Discharge Stop
Discharge Stop
Discharge Stop
15
10
5
0
PFOUT (V)
20
15
10
5
0
DFOUT (V)
20
Discharge Stop
Discharge Stop
15
10
5
Supply Voltage (V)
20
Vreg, RESET
0
5
15
VDD pin
10
5
VIN12 pin
0
RESET V
CC
ANALOG OUT (V)
0
5
Gain 40
Discharge current
Monitor
0
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 21 of 24
VIN1 pin
M61040FP
Application Circuit
D2
D1
RPF2
PFET
CFET
RPF1
+ terminal
CVCC RCF1
VCC
RPF3
RCF2
RIN12
CFOUT
DFET
PFOUT
DFOUT
VIN1
VIN12
VDD
Battery 1
CREF
RIN2
RRESET
RESET
RESET
M37515
CRESET
VIN2
VIN2
2nd Protect
M61040FP
Vref
VREF
CIN2
Battery 2
RIN3
VIN3
VIN3
CIN3
Battery 3
RIN4
VIN4
ANALOG OUT
ADIN1
RCK
CK
CK
CS
CS
ADIN2
VIN4
CIN4
Battery 4
GND
RCS
DI
DI
DGND AGND
VIN1
CIN1
VREG
CREG
COUT
VCC
RIN1
RDI
VIN11
CIN
VIN10
RIN11
CICT
CIN11
− terminal
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 22 of 24
RSENCE
GND
CT
M61040FP
Table 10 Fixed Number
Symbol
Components
Purpose
Recommend
Min
Max
N.B.
D1
Diode
Supply voltage
—
—
—
Please take care the
maximum power dissipation.
D2
Diode
Supply voltage
—
—
—
Please take care the
maximum power dissipation.
DFET
Pch MOSFET
Discharge control
—
—
—
CFET
Pch MOSFET
Charge control
—
—
—
—
PFET
Nch MOSFET
Precharge control
—
—
—
—
—
RCF1
Resistor
Pull down resistor
RCF2
Resistor
Current limit
RPF1
Resistor
Pull down resistor
RPF2
Resistor
Precharge current control
RPF3
Resistor
Current limit
RIN1
Resistor
Measure for ESD
CIN1
Capacitor
Measure for ripples of
power supply
RIN2
Resistor
Measure for ESD
CIN2
Capacitor
Measure for ripples of
power supply
RIN3
Resistor
Measure for ESD
CIN3
Capacitor
Measure for ripples of
power supply
RIN4
Resistor
Measure for ESD
CIN4
Capacitor
Measure for ripples of
power supply
—
1 MΩ
100 kΩ
3 MΩ
100 kΩ
—
1 MΩ
—
1 MΩ
100 kΩ
3 MΩ
—
1 kΩ
—
—
—
100 kΩ
—
1 MΩ
—
—
10 Ω
—
1 kΩ
0.22 µF
—
1.0 µF
1 kΩ
—
10 kΩ
0.22 µF
—
1.0 µF
1 kΩ
—
10 kΩ
0.22 µF
—
1.0 µF
1 kΩ
—
10 kΩ
0.22 µF
—
1.0 µF
—
Please set up same value as
RIN2, CIN2
Please set up same value as
RIN2, CIN2
CICT
Capacitor
Set up delay time
0.01 µF
—
0.47 µF
—
RIN12
Resistor
Measure for ESD
10 kΩ
300 Ω
200 kΩ
—
CVCC
Capacitor
Measure for ripples of
power supply
0.22 µF
—
—
—
RSENCE
Sensing
resistor
Charge/discharge current
monitor
20 mΩ
—
—
—
RIN11
Resistor
Measure for ripples of
power supply
100 Ω
—
1 kΩ
—
CIN11
Capacitor
Measure for ripples of
power supply
0.1 µF
—
1.0 µF
CREG
Capacitor
Eliminate the voltage
noise
4.7 µF
0.47 µF
—
—
CREF
Capacitor
Eliminate the voltage
noise
4.7 µF
—
—
—
RRESET
Resistor
Set up delay time
47 kΩ
10 kΩ
3 MΩ
CRSET
Capacitor
Set up delay time
0.1 µF
—
—
It is necessary that you adjust
a delay time for MCU.
RCK
Resistor
Pull down resistor
—
100 kΩ
—
—
RCS
Resistor
Pull down resistor
—
100 kΩ
—
—
RDI
Resistor
Pull down resistor
—
100 kΩ
—
—
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 23 of 24
M61040FP
Package Dimensions
20P2X-A
Note: Please contact Renesas Technology Corp. for further details.
REJ03F0237-0200 Rev.2.00 Mar 18, 2008
Page 24 of 24
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:
1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes
warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property
rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including,
but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass
destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws
and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this
document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document,
please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be
disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a
result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability
of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular
application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications
or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality
and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or
undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall
have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
(2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing
applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all
damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range,
movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages
arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain
rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage
caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and
malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software
alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as
swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products.
Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have
any other inquiries.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .7.2