应用指南 »

The following document contains information on Cypress products.
S6E1A1 Series
32-bit Microcontroller
FM0+ Family
Fact Sheet (Full Production)
S6E1A1 Series are highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low
power consumption and low cost. S6E1A1 Series are based on the ARM Cortex-M0+ Processor with Flash
memory and SRAM, and has peripheral functions such as Motor Control Timer, ADC and Communication
Interfaces.
1.

−

−

−



−
−
−
−
−
−




−
−



−
−


−


−
−
−



−
−



FEATURES
2.
ARM Cortex-M0+ CPU Core
Processor version:r0p1
Clock
Maximum clock frequency:40MHz
Bit Band operation
Compatible with Cortex-M3 bit band operation
Base Timer:Max. 4 channels
Watch counter
Multi-function Timer:1 unit
16-bit free-run timer ×3 channels
Input capture ×4 channels
Output compare ×6 channels
A/D activation compare ×6channels
Waveform generator ×3 channels
16-bit PPG timer ×3 channels
QPRC:1 channel
Dual Timer:1 unit
Watch dog Timer:1 channel (SW) + 1 channel (HW)
Multi-function Serial Interface:Max. 3 channels
2
Selectable from UART/CSIO/LIN/I C
FIFO in all channels
Real Time Clock:1 unit
DMA Controller:2 channels
External Interrupt Controller Unit
External interrupt input pin:Max. 8 pins
Include one non-maskable interrupt (NMI)
12-bit A/D Converter:Max. 8 channels (1 unit)
Low Power Consumption Mode
Sleep mode/Timer mode/RTC mode/Stop mode
Peripheral Clock Gating
General Purpose I/O port
S6E1A11B0A/S6E1A12B0A:Max. 23 pins
S6E1A11C0A/S6E1A12C0A:Max. 37 pins
All ports are Fast GPIO can be accessed by 1cycle
Built-in CR
Unique ID
Debug
Serial Wire Debug Port (SW-DP)
Micro Trace Buffer(MTB)
Low Voltage Detector
Clock Supervisor
Power Supply:2.7 to 5.5V
Publication Number S6E1A_NP710-00001
®
PRODUCT LINEUP
Part number
Parameter
Flash Memory
(Byte)
RAM
(Byte)
3.
S6E1A11B0A
S6E1A11C0A
S6E1A12B0A
S6E1A12C0A
56K
88K
6K
6K
ORDERING INFORMATION
Package
Part number
S6E1A11B0AGP2
Plastic・LQFP(0.8mm pitch), 32-pins
S6E1A12B0AGP2
(FPT-32P-M30)
S6E1A11B0AGN2
Plastic・QFN(0.5mm pitch), 32-pins
S6E1A12B0AGN2
(LCC-32P-M73)
S6E1A11C0AGV2
Plastic・LQFP(0.5mm pitch), 48-pins
S6E1A12C0AGV2
(FPT-48P-M49)
S6E1A11C0AGN2
Plastic・QFN(0.5mm pitch), 48-pins
S6E1A12C0AGN2
(LCC-48P-M74)
S6E1A11C0AGF2
Plastic・LQFP(0.65mm pitch), 52-pins
S6E1A12C0AGF2
(FPT-52P-M02)
4.
PACKAGE EXAMPLE OF
REFERENCE
Plastic ・ LQFP、48-pins
(FPT-48P-M49)
Revision 1.0
®
Issue Date July 16, 2014
®
Copyright © 2013 Spansion. All rights reserved. Spansion , the Spansion logo, MirrorBit , MirrorBit EclipseTM, ORNANDTM and combinations thereof, are
trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and
may be trademarks of their respective owners.
F a c t S h e e t
5.
BLOCK DIAGRAM
S6E1A11/S6E1A12
SWCLK,
SWDIO
To PIN-Function-Ctrl
SW-DP
Fast
GPIO
Cortex-M0+ Core
@40MHz(Max)
AHB-APB Bridge:
APB0(Max 40MHz)
System ROM
table
Dual-Timer
WatchDog Timer
(Software)
Clock Reset
Generator
WatchDog Timer
(Hardware)
Multi-layer AHB (Max 40MHz)
Bit Band
Wrapper
NVIC
INITX
On-Chip SRAM
6 Kbyte
MTB
Flash I/F
On-Chip Flash
56 Kbyte/
88 Kbyte
Security
DMAC
2ch.
CSV
CLK
X0A
X1A
Main
Osc
Sub
Osc
PLL
CR
4MHz
Source Clock
AHB-AHB
Bridge
X0
X1
CR
100kHz
CROUT
AVCC,
AVSS
AVRH
(only 48/52pin
PKG)
12-bit A/D Converter
Power-On
Reset
Unit 0
ANxx
TIOAx
TIOBx
AINx
BINx
ZINx
Base Timer
16-bit 4ch./
32-bit 2ch.
QPRC
1ch.
A/D Activation
Compare 6ch.
IC0x
FRCKx
16-bit Input Capture
4ch.
16-bit Free-run Timer
3ch.
AHB-APB Bridge : APB1 (Max 40MHz)
ADTG
LVD Ctrl
LVD
IRQ-Monitor
Regulator
Watch Counter
RTCCO,
SUBOUT
Real-Time Clock
External Interrupt
Controller
8pin + NMI
INTx
MODE-Ctrl
MD0
NMIX
Low-speed CR
Prescaler
Peripheral Clock Gating
To Fast GPIO
16-bit Output
Compare 6ch.
DTTI0X
RTO0x
C
GPIO
Waveform Generator
3ch.
PIN-Function-Ctrl
P0x,
P1x,
.
.
.
Pxx
SCKx
IGTRGx
16-bit PPG
3ch.
Multi-function Serial I/F
3ch.
(with FIFO)
Multi-function Timer
SINx
SOTx
SCSx
ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
2
S6E1A1_NP710-00001-1v0-E, July 16, 2014