Design Guideline for TC1791 Microcontroller Board Layout

TC1 791
AP 3216 2
Design Guideline for TC1791 Microcontroller Board Layout
Appli c atio n N ote
V1.2 2012-02
Mic rocon t rolle rs
Edition 2012-02
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2012 Infineon Technologies AG
All Rights Reserved.
LEGAL DISCLAIMER
THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE
IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE
REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR
QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION
NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON
TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND
(INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN
THIS APPLICATION NOTE.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the
failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life
support devices or systems are intended to be implanted in the human body or to support and/or maintain and
sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other
persons may be endangered.
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
Device1
Revision History: V1.2, 2012-02
Previous Version: V1.1 2011-11
Page
Subjects (major changes since last revision)
10
Fig-4 changed.
We Listen to Your Comments
Is there any information in this document that you feel is wrong, unclear or missing?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[email protected]
Application Note
3
V1.2, 2012-02
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
Table of Contents
Table of Contents
1
1.1
1.2
Overview ............................................................................................................................................. 5
General Information ............................................................................................................................. 5
Pinout of TC1791 ................................................................................................................................. 5
2
2.1
2.2
PCB Design Recommendations ....................................................................................................... 5
Decoupling ........................................................................................................................................... 8
Decoupling Capacitor List: ................................................................................................................. 11
Application Note
4
V1.2, 2012-02
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
Overview
1
Overview
The TC1791 is a 32-Bit microcontroller in a LFBGA-292 package, which requires a PCB carefully designed for
electromagnetic compatibility. In addition to the Infineon PCB Design Guidelines for Microcontrollers (AP24026),
which gives general design rule informations for PCB design, some product-specific recommendations and
guidelines for the TC1791 are discussed here.
1.1
General Information
The microcontroller has three supply domains (VDD=1.3V for Core, VDDP=3.3V for I/O Pad, VDDM=3.3V or 5V
for ADC), which should be decoupled individually.
The power supply feeding from the regulator outputs to each domain can be made on a supply layer (POWER).
1.2
Pinout of TC1791
Figure 1
Pinout of TC1791 (BGA-292):
2
PCB Design Recommendations

To minimize the EMI radiation on the PCB the following signals have to be considered as critical:
Application Note
-
LVDS Pins
-
MLI Pins
5
V1.2, 2012-02
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
PCB Design Recommendations
-
MSC Pins
-
ERAY Pins
-
Supply Pins
Route these signals with adjacent ground reference and avoid signal and reference layer changes.
Route them as short as possible.
Routing ground on each side can help to reduce coupling to other signals.

For unused “Output, Supply, Input and I/O “ pins following points must be considered:
1. Supply Pins (Modules)
 See the User´s Manual.
2. I/O-Pins
 Should be configured as output and driven to static low in the
weakest driver mode in order to improve EMI behaviour.
Confuguration of the I/O as input with pullup is also possible.
 Solderpad should be left open and not be connected to any
other net (layout isolated PCB-pad only for soldering).
3. Output Pins including LVDS
 Should be driven static in the weakest driver mode.
 If static output level is not possible, the output driver should
be disabled.
 Solderpad should be left open and not be connected to any
other net (layout isolated PCB-pad only for soldering).
4.Input Pins without internal pull
device
 For pins with alternate function see product
specification to define the necessary logic level.
target
 Should be connected with high-ohmic resistor to GND (range
10k – 1Meg) wherever possible. No impact on design is
however expected if a direct connection to GND is made.
 Groups of 8 pins can be used to reduce number of external
pull-up/down devices (keep in mind leakage current).
5. Input Pins with internal pull
device
 For pins with alternate function see product specification to
define the necessary logic level
 Should be configured as pull-down and should be activated
static low (exception: if the User´s Manual requires high level
for alternate functions). No impact on design is expected if
static high level is activated.
 Solderpad should not be connected to any other net (isolated
PCB-pad only for soldering)

The ground system must be designed as follows:
- Separate analog and digital grounds.
- The analog ground must be separated into two groups:
1. Ground for OSC and PLL (VSSOSC for VDDOSC, VDDOSC3, VDDPF and VDDPF3) as
common star point.
2. Ground for ADC (VSSM for VDDM, VSSMF for VDDMF/VDDAF) as common star point.

To reduce the radiation / coupling from the oscillator circuit, a separated ground island on the GND
layer should be made. This ground island can be connected at one point to the GND layer. This helps to
keep noise generated by the oscillator circuit locally on this separated island. The ground connections
Application Note
6
V1.2, 2012-02
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
PCB Design Recommendations
of the load capacitors and VSSOSC should also be connected to this island. Traces for the load
capacitors and Xtal should be as short as possible.

The power distribution from the regulator to each power plane should be made over filters (see Figure
2).

RC Filters can be inserted in the supply paths at the regulator output and at the branchings to other
module supply pins like VDDOSC, VDDOSC3, VDDFL3, VDDPF, VDDPF3, VDDM, VDDMF, VDDAF
(see Figure 2). Using inductance or ferrite beads (5 – 10 µH) instead of the resistors can improve the
EME behaviour of the circuit and reduce the radiation up to ~10dBµV on the related supply net.

OCDS must be disabled.

Select weakest possible driver strengths and slew rates for all I/Os (see Scalable Pads AppNote
AP32111).

Use lowest possible frequency for SYSCLK.

Avoid cutting the GND plane by via groups. A solid GND plane must be designed.
VDD (1.3V)
VDDP (3.3V)
R*
VDDOSC3
VDDOSC
330 nF
330 nF
VSSOSC
VSS
R*
VSSOSC
VDDPF3
VDDPF
µC
330 nF
R*
330 nF
VDDAF
R*
VDDP (3.3V)
VDDFL3
47 nF
[5V]
R*
VSSOSC
VSSOSC
VDD (1.3V)
R*
2 x 47 nF
VSS
VSS
VDDM
VDDMF
R*
[3.3V]
47 nF
47 nF
VSSMF
VSSM
* Resistance values must be calculated according to the application curcuit tolerances.
Figure 2
Filtering of VDDOSC, VDDOSC3, VDDFL3, VDDPF, VDDPF3, VDDM, VDDMF, VDDAF supply
pins
Application Note
7
V1.2, 2012-02
AP32162
Error! Unknown document property name.
PCB Design Recommendations
2.1
Decoupling

All supply domains of TC1791 should be decoupled separately (see decoupling placement example
in Figure 3).

Type of capacitors:
–
Values: 47 nF, 100 nF, 330 nF
–
X7R Ceramic Multilayer (low ESR and low ESL)

All supply pins should be connected first to the dedicated decoupling capacitor and then from the
capacitors over vias to the power planes.

All VSS pins should be connected to the GND.

The decoupling capacitors should be placed directly under the IC or if necessary, some capacitors
can be placed on top layer close to the supply pins of the IC.

Ground plane on bottom layer can be used to connect the capacitors. If no plane is used, they
should be connected with vias to the GND layer.

Multiple vias should be used at capacitors to get a low impedance connection between capacitors
and POWER/GND planes or pins.

All capacitors must be placed as close as possible to the related supply pin group.
In Figure 3 shown examples are based on device power supply concept and implementation. Alternative
implementations are also acceptable and must be evaluated within application by customer.
Application Note
8
V1.2, 2012-02
AP32162
Error! Unknown document property name.
PCB Design Recommendations
Figure 3
Capacitor Placement Example for Decoupling of TC1791 (LFBGA-292) on a four layer
board
Application Note
9
V1.2, 2012-02
AP32162
Error! Unknown document property name.
PCB Design Recommendations
Figure 4
Layout Proposal Oscillator Circuit
Application Note
10
V1.2, 2012-02
AP32162
Design Guideline for TC1791 Microcontroller Board Layout
PCB Design Recommendations
2.2
Decoupling Capacitor List:
Capacitor
Supply
Pins(BGA-292)
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
47 nF
330 nF
330 nF
47 nF
47 nF
330 nF
330 nF
47 nF
47 nF
47 nF
VDD
VDD
VDD
VDD
VDD
VDD
VDDP
VDDP
VDDP
VDDP
VDDP
VDDP
VDDP
VDDOSC
VDDOSC3
VDDFL3
VDDFL3
VDDPF
VDDPF3
VDDM
VDDMF
VDDAF
G8/H7
G13/H14
N7/P8
N14/P13
R16/T17
V19/W20
A2/B3
B10
A19/B18
K2
M19/M20
W11
W17
J19
K16
K5
L16
K17
L17
R2
U11
T11
Note: This application note contains design recommendations from Infineon
Technologies point of view. Effectiveness and performance of the final application
implementation must be validated by customer, based on dedicated implementation
choices.
Application Note
11
V1.2, 2012-02
w w w . i n f i n e o n . c o m
Published by Infineon Technologies AG