INTERSIL ISL9021AIRUNZ-T

250mA Single LDO with Low IQ, Low Noise and High
PSRR LDO
ISL9021A
Features
The ISL9021A is a single LDO, which provides high
performance, low input voltage and high PSRR. It delivers
guaranteed continuous 250mA load current and is stable with
1µF to 4.7µF of output capacitance (±30%) with an ESR range
of 5mΩ to 400mΩ.
• High Performance LDO with 250mA Guaranteed Continuous
Output Current
The input voltage range for the ISL9021A is between 1.5V to
5.5V and the output voltage comes in many fixed voltage
options with ±1.8% accuracy over-temperature, line and load
ranges. The ISL9021A has typical PSRR of 75dB @ 10kHz and
50dB @ 1MHz.
The reverse current protection feature prevents current from
flowing back to the power source when the output voltage is
pulled higher than the input.
• Input Voltage Range: 1.5V to 5.5V
• Output Voltage Range: 1.2V to 3.3V
• High PSRR: 75dB @ 10kHz, 50dB @ 1MHz
• Low Quiescent Current: 35µA
• Dropout Voltage: <150mV @ 250mA
• Stable with 1µF to 4.7µF Output Capacitance (±30%) with
an ESR range of 5mΩ to 400mΩ
• ±1.8% Output Accuracy Over-Temperature/Load/Line
• Soft-start Limits Input Current Surge During Enable
The ISL9021A is offered in tiny 4-bump 2mmx2mm WLCSP
and 1.6mmx1.6mm 6 Ld µTDFN packages.
• Current Limit and Overheat Protection
Related Literature
• Available in 2mmx2mm 4-bump WLCSP Package and
1.6mmx1.6mm 6 Ld µTDFN
• See FN6867, ISL9021 “250mA Single LDO with Low IQ, Low
Noise and High PSRR LDO”
• Pb-free (RoHS compliant)
• -40°C to +85°C Operating Temperature Range
Applications
• PDAs, Cell Phones and Smart Phones
• Portable Instruments, MP3 Players
• Handheld Devices including Medical Handhelds
ISL9021A
VIN (1.5V TO 5.5V)
VIN
VO
EN
GND
VOUT
ON
ENABLE
OFF
C1
C2
C1, C2: 1µF X5R CERAMIC CAPACITOR
FIGURE 1. TYPICAL APPLICATION
May 27, 2011
FN7845.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 2011. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
ISL9021A
Block Diagram
PASS ELEMENT
VIN
VOUT
EN
TEMP
SENSOR
CONTROL
LOGIC
SHORT-CIRCUIT
PROTECTION
THERMAL PROTECTION
SOFT-START
VOLTAGE
AND
REFERENCE
GENERATOR
+
BANDGAP
GND
Pin Configurations
ISL9021A
(6 LD 1.6x1.6 µTDFN)
TOP VIEW
VIN 1
6
VO
NC 2
5
NC
EN 3
4 GND
ISL9021A
(4 BALL 2X2 WLCSP)
TOP VIEW
GND
A2
B2
VOUT
EN
A1
B1
VIN
2
Pin Descriptions
PIN µTDFN WLCSP
NAME PIN #
PIN #
DESCRIPTION
VIN
1
B1
IC Supply/LDO Input. Connect a 1µF
capacitor to GND.
NC
2, 5
-
GND
4
A2
System ground pin.
EN
3
A1
LDO Enable. When this signal goes high,
the LDO is turned on.
VO,
VOUT
6
B2
LDO Output. Connect a 1µF to 4.7µF
capacitor to GND.
PAD
-
-
No Connect.
For µTDFN package option only. Connect it
to the system ground.
FN7845.0
May 27, 2011
ISL9021A
Ordering Information
PART NUMBER
(Notes 1, 4)
ISL9021AIINZ-T (Note 2)
PART
MARKING
021N
VO Voltage
(V)
TEMP RANGE
(°C)
3.3
-40°C to +85°C
PACKAGE
(Pb-free)
4 Ball 2x2 WLCSP
PKG.
DWG. #
W2X2.4
ISL9021AIIMZ-T (Note 2)
021M
3.0
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIIKZ-T (Note 2)
021K
2.85
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIIFZ-T (Note 2)
021F
2.5
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIICZ-T (Note 2)
021C
1.8
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIIBZ-T (Note 2)
021B
1.5
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIIWZ-T (Note 2)
021W
1.2
-40°C to +85°C
4 Ball 2x2 WLCSP
W2X2.4
ISL9021AIRUNZ-T (Note 3)
V6
3.3
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUMZ-T (Note 3)
V5
3.0
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUKZ-T (Note 3)
V4
2.85
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUJZ-T (Note 3)
V3
2.8
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUFZ-T (Note 3)
V2
2.5
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUCZ-T (Note 3)
S6
1.8
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUBZ-T (Note 3)
V0
1.5
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
ISL9021AIRUWZ-T (Note 3)
V7
1.2
-40°C to +85°C
6 Ld µTDFN
L6.1.6X1.6
NOTES:
1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and
SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free
WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), please see device information page for ISL9021A. For more information on MSL please see techbrief TB363.
3
FN7845.0
May 27, 2011
ISL9021A
Absolute Maximum Ratings
Thermal Information
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +6.5V
All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to (VIN + 0.3)V
Thermal Resistance (Typical)
θJA (°C/W) θJC (°C/W)
4 Ball WLCSP (Note 5) . . . . . . . . . . . . . . . . .
135.64
N/A
6 Lead µTDFN (Notes 6, 7) . . . . . . . . . . . . .
230
93
Junction Temperature Range . . . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C
Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
Storage Temperature Range. . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 to 5.5V
ESD Rating
Human Body Model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5000V
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250V
Charged Device Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2200V
Latch-Up Passed at +85°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mA
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
5. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379.
6. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
7. For θJC, the “case temp” location is taken at the package top center.
Electrical Specifications TA = -40°C to +85°C; VIN = (VO + 0.5V) to 5.5V with a minimum VIN of 1.5V; CIN = 1µF; CO = 1µF. Boldface
limits apply over the operating temperature range, -40°C to +85°C.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 10)
TYP
MAX
(Note 10)
UNIT
5.5
V
1.5
V
DC CHARACTERISTICS
Supply Voltage
VIN Undervoltage Lockout
Threshold
VIN
1.5
VUVLO+
VIN Rising
VUVLO-
VIN Falling
1.425
1.3
1.375
V
Ground Current
IDD
Output Enabled; IO = 0; VIN = 1.5V to 5.5V
35
50
µA
Shutdown Current
IDDS
VIN = 5.5V, EN = Low, IO = 0
0.1
1.0
µA
Output Voltage Accuracy
Maximum Output Current
IMAX
Internal Current Limit
ILIM
Dropout Voltage (Notes 8, 9)
VDO
Thermal Shutdown Temperature
TSD
VIN = VO + 0.5V to 5.5V, IO = 1mA to 250mA, TJ = +25°C
-0.8
+0.8
%
VIN = VO + 0.5V to 5.5V, IO = 1mA to 250mA, TJ = -40°C to +125°C
-1.8
+1.8
%
Continuous
250
mA
260
mA
IO = 250mA; VO > 1.8V
150
250
mV
160
°C
20
°C
VIN = 4.5V, VO = 3.3V @ 1kHz
60
dB
VIN = 4.5V, VO = 3.3V @ 10kHz
75
dB
VIN = 4.5V, VO = 3.3V @ 1MHz
50
dB
8.5*V
µVRM
O
S
Thermal Shutdown Hysteresis
AC CHARACTERISTICS
Ripple Rejection (Note 8)
VIN = 4.2V, TA = +25°C, BW = 10Hz to 100kHz, IO = 10mA
Output Noise Voltage (Note 8)
DEVICE START-UP CHARACTERISTICS
Device Enable Time
tEN
Time from assertion of the EN pin to when the output voltage
reaches 95% of the VO (nom)
LDO Soft-start Ramp Rate
tSSR
Slope of linear portion of LDO output voltage ramp during start-up
4
250
600
µs
30
60
µs/V
FN7845.0
May 27, 2011
ISL9021A
Electrical Specifications TA = -40°C to +85°C; VIN = (VO + 0.5V) to 5.5V with a minimum VIN of 1.5V; CIN = 1µF; CO = 1µF. Boldface
limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
SYMBOL
MIN
(Note 10)
TEST CONDITIONS
TYP
MAX
(Note 10)
UNIT
0.4
V
EN LOGIC CHARACTERISTICS
Input Low Voltage
VIL
Input High Voltage
VIH
Input Leakage Current
1.1
V
IIL, IIH
0.1
µA
NOTES:
8. Limits established by characterization and are not production tested.
9. Dropout voltage is measured as VIN - VO, when VO is 4% lower than the value of VO
10. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
Typical Operating Performance
45
40
T = ROOM TEMP
T = +45°C
T = +85°C
QUIESCENT CURRENT (µA)
QUIESCENT CURRENT (µA)
45
35
30
25
T = 0°C
20
T = -25°C
15
T = -40°C
10
5
0
1.5
2.5
3.5
4.5
INPUT VOLTAGE (V)
T = +45°C
T = 0°C
20
T = -25°C
15
T = -40°C
10
5
1.5
2.5
3.5
4.5
INPUT VOLTAGE (V)
5.5
1.95
1.90
40
+25°C
+85°C
1.85
30
T = 0°C
20
T = -40°C
T = -25°C
10
1.80
-40°C
1.75
1.70
0
-10
3.5
25
T = +85°C
Vo (V)
QUIESCENT CURRENT (µA)
T = ROOM TEMP
30
FIGURE 3. QUIESCENT CURRENT vs INPUT VOLTAGE
(VOUT = 1.85V)
FIGURE 2. QUIESCENT CURRENT vs INPUT VOLTAGE
(VOUT = 0.9V)
50
35
0
5.5
T = +85°C
T = +45°C
T = ROOM TEMP
40
1.65
4.0
4.5
5.0
INPUT VOLTAGE (V)
5.5
FIGURE 4. QUIESCENT CURRENT vs INPUT VOLTAGE
(VOUT = 3.3V)
5
6.0
1.60
0
50
100
150
Io (mA)
200
250
300
FIGURE 5. LOAD REGULATION vs TEMPERATURE
(VOUT = 1.85V)
FN7845.0
May 27, 2011
ISL9021A
Typical Operating Performance (Continued)
3.5
2.00
1.95
1.90
3.4
+25°C
+85°C
3.3
1.80
+85°C
Vo (V)
Vo (V)
1.85
1.75
+25°C
-40°C
1.70
1.65
3.2
-40°C
3.1
3.0
1.60
2.9
1.55
1.50
2.5
3.5
4.5
5.5
2.8
6.5
0
50
100
3.50
1.05
3.45
1.00
3.40
+85°C
3.30
3.25
-40°C
3.10
0.70
3.05
0.65
4.5
5.0
+25°C
+85°C
5.5
6.0
-40°C
0.80
0.75
4.0
300
0.85
3.15
3.00
3.5
250
0.90
Vo (V)
Vo (V)
0.95
+25°C
3.20
200
FIGURE 7. LOAD REGULATION vs TEMPERATURE (VOUT = 3.3V)
FIGURE 6. LINE REGULATION vs TEMPERATURE (VOUT = 1.85V)
3.35
150
Io (mA)
VIN(V)
0.60
0
50
VIN (V)
100
150
200
250
300
Io (mA)
FIGURE 8. LINE REGULATION vs TEMPERATURE (VOUT = 3.3V)
FIGURE 9. LOAD REGULATION vs TEMPERATURE (VOUT = 0.9V)
VIN = 2.7V
1.00
0.95
VOUT = 1.85V
COUT = 1µF
VOUT
+25°C
+85°C
Vo (V)
0.90
0.85
-40°C
0.80
0.75
IOUT
0.70
3.0
IOUT = 1mA TO 250mA
3.5
4.0
4.5
5.0
5.5
6.0
VIN (V)
FIGURE 10. LINE REGULATION vs TEMPERATURE (VOUT = 0.9V)
6
FIGURE 11. LOAD TRANSIENT RESPONSE
FN7845.0
May 27, 2011
ISL9021A
Typical Operating Performance (Continued)
VIN = 2.7V
COUT = 4.7µF
VOUT = 1.85V
VOUT
IOUT
IOUT = 1mA TO 250mA
FIGURE 12. LOAD TRANSIENT RESPONSE
FIGURE 13. ENABLE FUNCTION (VIN = 3.6V, VOUT = 1.85V, COUT
1µF)
-20
-30
VIN = 4.5VDC + 50mVAC
COUT = 1µF
PSRR (dB)
-40
IO = 10mA
-50
-60
-70
IO = 0A
-80
-90
100
1k
10k
100k
1M
FREQUENCY (Hz)
FIGURE 14. POWER SUPPLY REJECTION vs FREQUENCY
7
FN7845.0
May 27, 2011
ISL9021A
Functional Description
The ISL9021A is a high performance low-dropout regulator (LDO)
with 250mA sourcing capability. The extra low ground current
makes this part a good choice for handheld product applications.
The device also incorporates overcurrent, thermal shutdown,
reverse current protections, and soft-start features.
Thermal shutdown protects the device against overheating.
Soft-start limits the start-up input current surges. In some
applications, the output voltage may be externally pulled higher
than the input, or the input voltage could be connected to ground,
or connected to some voltage lower than the output side. The
ISL9021A features reverse current protection; that can block the
reverse current from output to input.
Enable Control
The ISL9021A has an enable pin. When EN is low, the IC is in
shutdown mode. In this condition, all on-chip circuits are off, and
the device draws minimum current, typically less than
0.1µA(typ). Driving this pin high will turn on the device.
LDO Protections
The ISL9021A offers several protection functions, making it ideal for
use in battery-powered applications. The ISL9021A provides
short-circuit protection by limiting the output current at current limit
of 260mA (min). If the short circuit lasts long enough, the die
temperature increases, and the over-temperature protection circuit
will shut down the output. When the die temperature reaches about
+145°C, thermal protection starts to work with output being loaded
with at least 50mA. Once the die temperature drops to about
+110°C, the LDO will resume operation beginning with a soft-start.
The ISL9021A’s reverse current protection is intended to block
reverse conduction if output voltage is higher than input voltage.
Input and Output Capacitors
The ISL9021A provides a linear regulator that has low quiescent
current, fast transient response, and overall stable operation
across the recommended operating conditions. A ceramic
capacitor (X5R or X7R) with a capacitance of 1µF to 4.7µF with
an ESR up to 400mΩ is suitable for the ISL9021A to maintain its
output stability. The ground connection of the output capacitor
should be routed directly to the GND pin of the device, and also
placed close to the IC. Similarly for the input capacitor, usually a
1µF ceramic capacitor (X5R or 7R) is suitable for most cases, but
if a large, fast rising load transient condition is expected, a higher
value input capacitor may be necessary to achieve satisfactory
performance.
Board Layout Recommendations
A good PCB layout is an important step to achieve good
performance. It is recommended to design the board with
separate ground planes for input and output, and connect both
ground planes at the GND pin of the IC. Consideration should be
taken when placing the components and routing the trace to
minimize the ground impedance, and keep the parasitic
inductance low. Usually the input/output capacitors should be
placed as close to the IC as possible with a good ground
connection.
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest revision.
DATE
REVISION
May 27, 2011
FN7845.0
CHANGE
Initial Release
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products
address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks.
Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a
complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page
on intersil.com: ISL9021A
To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff
FITs are available from our website at: http://rel.intersil.com/reports/search.php
8
FN7845.0
May 27, 2011
ISL9021A
Package Outline Drawing
L6.1.6x1.6
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD COL PLASTIC PACKAGE (UTDFN COL)
Rev 1, 11/07
2X 1.00
1.60
A
6
PIN 1
INDEX AREA
PIN #1 INDEX AREA
6
B
4X 0.50
1
3
5X 0 . 40 ± 0 . 1
1X 0.5 ±0.1
1.60
(4X)
0.15
4
6
0.10 M C A B
TOP VIEW
4 0.25 +0.05 / -0.07
BOTTOM VIEW
( 6X 0 . 25 )
SEE DETAIL "X"
( 1X 0 .70 )
0 . 55 MAX
0.10 C
C
BASE PLANE
(1.4 )
SIDE VIEW
SEATING PLANE
0.08 C
0 . 2 REF
C
( 5X 0 . 60 )
0 . 00 MIN.
0 . 05 MAX.
DETAIL "X"
( 4X 0 . 5 )
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
9
FN7845.0
May 27, 2011
ISL9021A
Wafer Level Chip Scale Package
(WLCSP 0.4mm Ball Pitch)
W2x2.4
2x2 ARRAY 4 BALL WAFER LEVEL CHIP SCALE PACKAGE
D
E
PIN 1
TOP VIEW
SYMBOL
MILLIMETERS
A
0.44 Min, 0.495 Nom, 0.55 Max
A1
0.190 ±0.030
A2
0.305 ±0.025
b
0.270 ±0.030
D
1.155 ±0.020
D1
0.400 BASIC
E
0.975 ±0.020
E1
0.400 BASIC
e
0.400 BASIC
SD
0.200 BASIC
SE
0.00 BASIC
NUMBER OF BUMPS: 4
Rev. 2 6/08
A2
A
A1
NOTES:
1. All dimensions are in millimeters.
b
SIDE VIEW
e ( D1 )
2
SE
e ( E1 )
1
B
A
b
SD
BOTTOM VIEW
For additional products, see www.intersil.com/product_tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
10
FN7845.0
May 27, 2011