TI TLC4545

 SLAS293 − DECEMBER 2001
FEATURES
D 200-KSPS Sampling Rate
D Built-In Conversion Clock
D INL: ±2.5 LSB Max,
D
D
D
D
D
D
D
D
DNL: 2 to −1 LSB Max
SINAD = 84.5 dB, SFDR = 95 dB,
THD = 94 dB at 15 kHz fin, 200 KSPS
SPI/DSP-Compatible Serial Interfaces With
SCLK Input up to 15 MHz
Single 5-V Supply
Rail-to-Rail Analog Input With 500 kHz BW
Two Input Options Available:
− TLC4541 − Single Channel Input
− TLC4545 − Single Channel,
Pseudo-differential Input
(TLC4541) Optimized DSP Interface −
Requires FS Input Only
Low Power With Auto-Power Down
− Operating Current: 3.5 mA
− Auto-Power Down Current: 5 µA
Pin Compatible 12/14/16-Bit Family in 8-Pin
SOIC and MSOP Packages
APPLICATIONS
D ATE System
D Industrial Process Control
D Measurement
D Motor Control
DESCRIPTION
The TLC4541 and TLC4545 are a family of high
performance, 16-bit, low power, miniature CMOS
analog-to-digital converters (ADCs). These devices
operate from a single 5-V supply. Devices are available
with single, dual, or single pseudo-differential inputs. All
of these devices have a chip select (CS), serial clock
(SCLK), and serial data output (SDO) that provides a
direct 3-wire interface to the serial port of most popular
host microprocessors (SPI interface). When interfaced
with a DSP, a frame sync signal (FS) is used to indicate
the start of a serial data frame on either pin 1 (CS) or pin
7 (FS) for the TLC4541. The TLC4545 ADC connects
to the DSP via pin 1 only (CS).
The TLC4541 and TLC4545 are designed to operate
with low power consumption. The power saving feature
is further enhanced with an auto-power down mode.
This product family features a high-speed serial link to
modern host processors with an external SCLK up to
15 MHz. Both families use a built-in oscillator as the
conversion clock, providing a 2.94 µs maximum
conversion time.
TLC4541
D OR DGK Package
(TOP VIEW)
CS
REF
GND
AIN
1
8
2
7
3
6
4
5
TLC4545
D OR DGK Package
(TOP VIEW)
SDO
FS
VDD
SCLK
CS
REF
GND
AIN(+)
1
8
2
7
3
6
4
5
SDO
SCLK
VDD
AIN(−)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
!"#$ % &'!!($ #% )'*+&#$ ,#$(!,'&$% &!" $ %)(&&#$% )(! $.( $(!"% (/#% %$!'"($%
%$#,#!, 0#!!#$1- !,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',(
$(%$2 #++ )#!#"($(!%-
Copyright  2001, Texas Instruments Incorporated
www.ti.com
1
SLAS293 − DECEMBER 2001
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
−40°C to 85°C
8-MSOP (DGK)
8-SOIC (D)
TLC4541IDGK (PKG Code = ALM)
TLC4541ID
TLC4545IDGK (PKG Code = AME)
TLC4545ID
functional block diagram
TLC4541
TLC4545
VDD
VDD
REF
AIN
REF
S/H
OSC
SCLK
CS
FS
LOW POWER
SAR ADC
AIN (+)
SDO
AIN (−)
Conversion
Clock
OSC
CONTROL
LOGIC
SCLK
CS
LOW POWER
SAR ADC
Conversion
Clock
CONTROL
LOGIC
GND
GND
2
S/H
www.ti.com
SDO
SLAS293 − DECEMBER 2001
Terminal Functions
TLC4541 single channel unipolar ADCs
TERMINAL
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from a high-impedance state within a
maximum delay time. If the TLC4541 is attached to a dedicated TMS320 DSP serial port using the FS input,
CS can be grounded.
FS
7
I
DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from
the high-impedance state and the MSB is presented. Tie this pin to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high. The output format is MSB first. Remaining data bits are presented on the rirsing edge of SCLK.
When FS is not active (FS = 1 at the falling edge of CS): The MSB is presented on the SDO pin on the falling
edge of CS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.
When FS is active (FS = 0 at the falling edge of CS): The MSB is presented to the SDO output on the rising
edge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically
used with an active FS from a DSP).
SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not
presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising
edge of CS.
SCLK
5
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
TLC4545 single channel pseudo-differential ADCs
TERMINAL
NAME
NO.
I/O
DESCRIPTION
AIN0 (+)
4
I
Positive analog input for the TLC4545.
AIN1 (−)
5
I
Inverted analog input for the TLC4545.
CS
1
I
Chip select. A high-to-low transition on CS removes SDO from the high-impedance state within a maximum
delay time. The CS input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP
serial port is used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high and presents output data after the CS falling edge until the LSB is presented. The output format is
MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each
falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge
on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the
high-impedance state on the rising edge of CS.
SCLK
7
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
www.ti.com
3
SLAS293 − DECEMBER 2001
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, GND to VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 6.5V
Analog input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD+0.3 V
Reference input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDD+0.3 V
Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD+0.3 V
Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 150°C
Operating free-air temperature range: TA (I) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
Supply voltage, VDD
Frequency, SCLK
Tolerable clock jitter, SCLK
VDD = 2.7 V to 5.5 V
VDD = 2.7 V to 5.5 V
Aperature jitter
VDD = 2.7 V to 5.5 V
External reference input current
Analog input voltage
NOM
4.5
5
100
100
VDD = 5 V, CS = 1,
VDD = 5 V, CS = 0,
SCLK = 0
VDD = VREF = 4.5 V,
AIN, AIN(+)
CS=0, SCLK = 15 MHz
SCLK = 15 MHz
AIN(−)
20
0.02
www.ti.com
ps
V
kΩ
1
0
VDD
−0.2
0.2
−40
V
kHz
MΩ
25
2.1
TLC4541/45I
UNIT
ps
VDD
100
Low level control input voltage, VIL
4
5.5
15000
4
High level control input voltage, VIH
Operating free-air temperature, TA
MAX
24
External reference voltage input, VREF
VREF input impedance
MIN
mA
V
V
0.8
V
85
°C
SLAS293 − DECEMBER 2001
electrical characteristics over recommended operating free-air temperature range,
VDD = 5 V, VREF = 4.096 V, SCLK frequency = 15 MHz (unless otherwise noted)
PARAMETER
VOH
VOL
IOZ
High-level output voltage
Low-level output voltage
Off-state output current
(high-impedance-state)
IIH
IIL
High-level input current
ICC
Operating supply current
ICC(PD)
Power-down supply current
Low-level input current
Selected analog input channel
leakage current
Ci
Input capacitance
Zi
Input resistance
TEST CONDITIONS
MIN
TYP
MAX
VDD = 4.5 V,
VDD = 4.5 V,
IOH = −0.2 mA
IOL = 0.8 mA
3.9
VO = VDD,
VO = 0,
VI = VDD
CS = VDD
1
2.5
CS = VDD
−1
−2.5
0.005
2.5
−0.005
2.5
µA
3.5
mA
5
µA
V
0.4
VI = 0
CS at 0 V,
VDD = 4.5 V to 5.5 V
For all digital inputs, 0≤ VI ≤ 0.3 V or
VI ≥ VDD − 0.3 V, SCLK=VDD,
VDD = 4.5 V to 5.5 V
UNIT
3
Selected channel at VDD
Selected channel at 0 V
1
−1
Analog inputs
11
14
Control Inputs
20
25
VDD = 5.5 V
V
µA
A
µA
µA
A
pF
500
Ω
MAX
UNIT
ac specifications (TLC4541/45)
PARAMETER
SINAD
Signal-to-noise ratio + distortion
SNR
Signal-to-noise ratio
THD
Total harmonic distortion
ENOB
Effective number of bits
TEST CONDITIONS
Spurious free dynamic range
TYP
fI = 15 kHz at 200 KSPS
fI = 15 kHz at 200 KSPS
84.5
−94
−87
TLC4545
fI = 15 kHz at 200 KSPS
fI = 15 kHz at 200 KSPS
−94
−89
fI = 15 kHz at 200 KSPS
fI = 15 kHz at 200 KSPS
13.7
TLC4541
−95
−87
TLC4545
fI = 15 kHz at 200 KSPS
−95
−89
TLC4541
SFDR
MIN
dB
85
dB
Bits
dB
Full power bandwidth, −3 dB, analog input
1
MHz
Full power bandwidth, −1 dB, analog input
500
kHz
Crosstalk
0.25 LBS
80
dB
dc specifications (TLC4541/45)
PARAMETER
INL
Integral linearity error (see Note 1)
DNL
Differential linearity error
EO
Offset error (see Note 2)
EG
Gain error (see Note 2)
TEST CONDITIONS
MIN
TYP†
MAX
UNIT
−2.5
2.5
LSB
−1
2
LSB
TLC4541
−3.5
3.5
TLC4545
−1
1
TLC4541
−2
2
TLC4545
−1.8
1.8
mV
mV
† All typical values are at VDD = 5 V, TA = 25°C.
NOTES: 1. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.
2. Zero error is the difference between 0000h and the converted output for zero input voltage: full-scale error is the difference between
ideal full-scale and the converted output for full-scale input voltage.
www.ti.com
5
SLAS293 − DECEMBER 2001
timing requirements, VDD = 5 V, VREF = 4.096 V, SCLK frequency = 15 MHz (unless otherwise specified)
MIN
TYP
MAX
UNIT
tcyc(SCLK)
tw1
SCLK cycle time, VDD = 4.5 V to 5.5 V (see Note 3)
66
10000
ns
Pulse width, SCLK low
27
5000
ns
tw2
th1
Pulse width, SCLK high
27
5000
ns
tsu1
th2
Setup time, CS falling edge before the first SCLK falling edge
tw3
td1
Pulse width, CS high
td2
td3
Delay time, SCLK rising edge to next SDO data bit valid, VDD = VREF = 4.5 V, 20 pF
Delay time, 17th SCLK rising edge to SDO 3-stated, VDD = VREF = 4.5 V, 20 pF (see Note 4)
tsu3
tw4
Setup time, CS falling edge before FS rising edge (TLC4541 only)
0.5
1
SCLKs
Pulse width, FS high (TLC4541 only)
0.5
1
SCLKs
tsu4
th4
Setup time, FS rising edge before SCLK falling edge (TLC4541 only)
tsu5
td4
Setup time, FS falling edge before 1st SCLK falling edge (TLC4541 only)
th6
tsu6
Hold time, CS low after 1st SCLK falling edge
5
ns
Setup time, CS rising edge before 9th (or the last) SCLK falling edge
5
ns
th7
tsu7
Hold time, FS low after 1st SCLK falling edge (TLC4541 only)
5
ns
Setup time, FS rising edge before 9th (or the last) SCLK falling edge
5
ns
tcyc(reset)
tconv
Active CS/FS cycle time, SCLK falling edges required to initialize ADC
Hold time, CS high after SCLK falling edge
Hold time, CS low after 16th SCLK falling edge
3
ns
15
ns
5
ns
0.5
Delay time, CS falling edge to SDO MSB valid, VDD = VREF = 4.5 V, 20 pF
Hold time, FS high after SCLK falling edge (TLC4541 only)
12
17
ns
15
ns
20
ns
12.5
ns
5
ns
12
ns
Delay time, FS rising edge to SDO MSB valid, (VDD = VREF = 4.5 V, 20 pF TLC4541 only)
Conversion time (22 conversion clocks based on 7.5-MHz to 12-MHz OSC)
SCLKs
15
1
8
1.83
2.94
ns
SCLKs
µs
ts
Sample time, 20 SCLKs, SCLK up to 15 MHz
1.33
200
µs
NOTES: 3. Timing specifications given for 40/60 to 60/40 duty cycle
4. SDO goes into the high impedance state after detection of the 17th rising SCLK edge or a rising CS edge if a 17th SCLK is not
presented.
6
www.ti.com
SLAS293 − DECEMBER 2001
TYPICAL CHARACTERISTICS
DNL − Differential Nonlinearity − LSB
DIFFERENTIAL NONLINEARITY
2.5
1.5
0.5
−0.5
−1.5
−2.5
0
10000
20000
30000
40000
50000
60000
Code
Figure 1
INL − Integral Nonlinearity − LSB
INTEGRAL NONLINEARITY
2.5
2
1.5
1
0.5
0
−0.5
−1
−1.5
−2
−2.5
0
10000
20000
30000
40000
50000
60000
Code
Figure 2
www.ti.com
7
SLAS293 − DECEMBER 2001
TYPICAL CHARACTERISTICS
FFT
0
FFT = 15 kHz,
VDD = VREF = 5 V,
200 KSPS
Magnitude − dB
−20
−40
−60
−80
−100
−120
−140
−160
0
10
20
30
40
50
60
70
80
90
100
fi − Input Frequency − kHz
Figure 3
FFT
0
FFT = 1.5 kHz,
VDD = VREF = 5 V,
200 KSPS
Magnitude − dB
−20
−40
−60
−80
−100
−120
−140
−160
0
10
20
30
40
50
60
fi − Input Frequency − kHz
Figure 4
8
www.ti.com
70
80
90
100
SLAS293 − DECEMBER 2001
TYPICAL CHARACTERISTICS
SIGNAL-TO NOISE RATIO
vs
INPUT FREQUENCY
TOTAL HARMONIC DISTORTION
vs
INPUT FREQUENCY
88
−80
THD − Total Harmonic Distortion − dB
VDD = VREF = 5 V
SNR − Signal-To-Noise Ration − dB
86
84
82
80
78
76
74
72
70
VDD = VREF = 5 V
−82
−84
−86
−88
−90
−92
−94
−96
−98
0
20
40
60
80
100
fi − Input Frequency − kHz
−100
120
0
20
Figure 5
−84
85.9
SNR − Signal-To-Noise Ration − dB
THD − Total Harmonic Distortion − dB
86
−86
fi = 100 kHz
−88
−90
−92
−98
−40
fi = 15 kHz
100
120
fi = 1 kHz
85.8
fi = 15 kHz
85.7
85.6
85.5
85.4
85.3
85.2
fi = 1 kHz
−25
80
SIGNAL-TO-NOISE RATIO
vs
FREE-AIR TEMPERATURE
−82
−96
60
Figure 6
TOTAL HARMONIC DISTORTION
vs
FREE-AIR TEMPERATURE
−94
40
fi − Input Frequency − kHz
−10
5
20
50
65
35
TA − Free-Air Temperature − °C
80
Figure 7
85.1
−40
−25
20
−10
5
35
50
65
TA − Free-Air Temperature − °C
80
Figure 8
www.ti.com
9
SLAS293 − DECEMBER 2001
TYPICAL CHARACTERISTICS
TOTAL HARMONIC DISTORTION
vs
REFERENCE VOLTAGE
SIGNAL-TO-NOISE RATIO
vs
REFERENCE VOLTAGE
86.6
−97.5
fi = 1.5 kHz, 200 KSPS
−98.0
SNR − Signal-To-Noise Ration − dB
THD − Total Harmonic Distortion − dB
86.4
−98.5
−99.0
−99.5
−100.0
−100.5
86.2
86.0
85.8
85.6
85.4
85.2
85.0
84.8
−101.0
4.0
4.5
84.6
4.0
5.0
VREF − Reference Voltage − V
Figure 9
MINIMUM DIFFERENTIAL NONLINEARITY
vs
REFERENCE VOLTAGE
2.0
Minimum Differential Nonlinearity − LSB
Maximum Differential Nonlinearity − LSB
2.0
1.5
1.0
0.5
0.0
−0.5
4.5
4.5
VREF − Reference Voltage − V
5.0
5.0
1.5
1.0
0.5
0.0
−0.5
−1.0
4.0
4.0
Figure 11
10
5.0
Figure 10
MAXIMUM DIFFERENTIAL NONLINEARITY
vs
REFERENCE VOLTAGE
−1.0
4.0
4.0
4.5
VREF − REFERENCE VOLTAGE − V
4.5
4.5
VREF − Reference Voltage − V
Figure 12
www.ti.com
5.0
5.0
SLAS293 − DECEMBER 2001
TYPICAL CHARACTERISTICS
INTEGRAL NONLINEARITY
vs
REFERENCE VOLTAGE
2.0
Integral Nonlinearity − LSB
1.5
1.0
0.5
0.0
−0.5
−1.0
4.0
4.5
5.0
VREF − Reference Voltage − V
Figure 13
www.ti.com
11
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
control and timing
device initialization/RESET cycle
The TLC4541/45 each require one RESET cycle after power-on for initialization in order to operate properly.
This RESET cycle is initiated by asserting the CS pin (pin 1) low for a minimum duration of at least one SCLK
falling edge but no more than 8 SCLK falling edges in length. The RESET cycle is terminated by asserting CS
high. If a valid RESET cycle is issued, the data presented on the SDO output during the following cycle is FF00h.
This output code is useful in determining when a valid reset/initialization has occurred.
The TLC4541 has separate CS and FS pins. In this case, it is also possible to initiate the RESET cycle by
asserting FS low if CS is already low. The RESET cycle can be terminated by either asserting CS high (as shown
in the first RESET cycle in Figure 14), or by asserting FS high ( as shown in the second RESET cycle in Figure
14), whichever happens first.
1
2
8
1
2
8
1
16
4
1
4
SCLK
tcyc(reset)
OR
CS
tcyc(reset)
FS High for Valid Initialization
FS
1−8 Falling SCLK Edges−
ADC is Initialized
SDO
Normal Cycle−Sample
and Convert
ÎÎÎÎÎÎÎÎÎÎÎÎ
t(PWRDWN)
Normal Cycle−Sample
and Convert
MSB
1111−1111−0000−0000
LSB−3 LSB
SDO Data−Reset of Previous cycle’s Sample
For TLC45xx−LSB Presented on 16th Rising SCLK Edge
Figure 14. TLC4541/45 Initialization Timing
sampling
The converter sample time is 20 SCLKs in duration, beginning on the 5th SCLK received during an active signal
on the CS input (or FS input for the TLC4541.)
conversion
Each device completes a conversion in the following manner. The conversion is started after the 24th falling
SCLK edge. The CS input can be released at this point or at any time during the remainder of the conversion
cycle. The conversion takes a maximum of 2.94 µs to complete. Enough time (for conversion) should be allowed
before the next falling edge on the CS input (or rising edge on the FS input for the TLC4541) so that no
conversion is terminated prematurely. If the conversion cycle is terminated early, the data presented on SDO
during the following cycle is FF00h. This predefined output code is helpful in determining if the cycle time is not
long enough to complete the conversion. The same code is also used to determine if a reset cycle is valid.
For all devices, the SDO data presented during a cycle is the result of the conversion of the sample taken during
the previous cycle. The output data format is shown in the following table.
SERIAL OUTPUT DATA FORMAT
TLC4541/45
12
MSB [D15:D2]
LSB [D1:D0]
Conversion Result (OD15−OD2)
Conversion Result (OD1 − OD0)
www.ti.com
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
control and timing (continued)
sampling and conversion cycle
TLC4541:
Control via pin 1, CS (FS = 1 at the falling edge of CS)− The falling edge of CS is the start of the cycle.
Transitions on CS can occur when SCLK is high or low. The MSB may be read on the first falling SCLK edge
after CS is low. Output data changes on the rising edge of SCLK. This control method is typically used for a
microcontroller with an SPI interface, although it can also be used for a DSP. The microcontroller SPI
interface should be programmed for CPOL=0 (serial clock inactive low) and CPHA=1 (data valid on the
falling edge of serial clock).
Control via pin 7, FS (CS is tied/held low)− The rising edge of FS is the start of the cycle. Transitions on FS
can occur when SCLK is high or low. The MSB is presented on SDO after the rising edge of FS. The MSB
may be read on the first falling edge of SCLK after the FS falling edge. Output data changes on the rising
edge of SCLK. This is the typical configuration when the ADC is the only device on the TMS320 DSP serial
port.
Control via pin 1 and pin 7, CS and FS− Transitions on CS and FS can occur when SCLK is high or low. The
MSB is presented after the rising edge of FS. The falling edge of FS is the start of the sampling cycle. The
MSB may be read on the first falling edge of SCLK after the FS falling edge. Output data changes on the
rising edge of SCLK. This is typically used for multiple devices connected to a single TMS320 DSP serial
port.
TLC4545:
All control is provided using the CS input (pin 1) on the TLC4545. Transitions on CS can occur when SCLK is
high or low. The cycle is started on the falling edge transition on the CS input. This signal can be provided by
either a CS signal (when interfacing with an SPI microcontroller) or FS signal (when interfacing with a
TMS320 DSP). The MSB is presented to SDO on the falling edge of the signal applied to pin 1 and may be
read on the first falling SCLK edge after this input is low. Output data changes on the rising edge of SCLK.
control modes
control via pin 1 (CS, SPI interface)
All devices are compatible with this mode of operation. A falling edge on the CS input initiates the cycle. (For
the TLC4541, the FS input is tied to VDD ). The CS input remains low for the entire sampling time plus 4 SCLK
decoding time(16 falling SCLK edges) and can then be released at any point during the remainder of the
conversion. Enough time should be allowed before the next falling CS edge so that the conversion cycle is not
terminated prematurely. The microcontroller SPI interface should be programmed for CPOL=0 (serial clock
inactive low) and CPHA=1 (data is valid on the falling edge of serial clock).
1
2
3
4
5
6
7
12
13
14
15
16
24
1
SCLK
tconv
ts
CS
SDO Data is the Result of the Previous Sample
For TLC45xx, the LSB is Presented on the Rising SCLK 16th Edge
SDO
MSB
MSB−1
MSB−2 MSB−3 MSB−4 MSB−5 MSB−6
LSB−4
LSB−3
t(PWRDWN)
LSB−2 LSB−1
LSB
MSB
MSB−1
Figure 15. SPI Cycle TIming Using the CS Input (FS = 1 for TLC4541)
www.ti.com
13
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
control via pin 1 (CS, DSP interface)
All devices are compatible with this mode of operation. The FS signal from a DSP is connected directly to the
CS input of the ADC. A falling edge on the CS input while SCLK is high or low initiates the cycle. (For TLC4541
in this configuration, the FS input is tied to VDD.) Enough time should be allowed before the next rising CS edge
so that the conversion cycle is not terminated prematurely.
1
3
2
4
5
6
7
13
12
14
15
16
24
1
SCLK
ts
tconv
CS
The CS Input Signal is
SDO Data is the Result of the Previous Sample
Generated by the FS Output For TLC45xx, the LSB is Presented on the Rising SCLK 16th Edge
From a TMS320 DSP
MSB MSB−1 MSB−2 MSB−3 MSB−4 MSB−5 MSB−6
LSB−4 LSB−3 LSB−2
SDO
t(PWRDWN)
LSB−1
LSB
MSB
MSB−1
Figure 16. DSP Cycle Timing Using the CS Input (FS = 1 for TLC4541 Only)
control via pin 1 and pin 7 (CS and FS or FS only, DSP interface)
Only TLC4541 is compatible with this mode of operation. The CS input to the ADC can be controlled via a
general-purpose I/O pin from the DSP or tied to ground. The FS signal from the DSP is connected directly to
the FS input of the ADC. A rising FS edge releases the MSB to the SDO output. The falling edge on the FS input
while SCLK is high or low initiates the cycle. The CS input should remain low for the entire sampling time plus
4 SCLK decoding time after falling FS (24 falling SCLK edges) and can then be released at any time during the
remainder of the conversion cycle. The optimum DSP interface is achieved when tying CS to ground and using
only the FS input to control the ADC.
1
2
3
4
5
6
14
15
17
16
24
1
2
3
4
SCLK
CS
tconv
ts
FS
SDO Data is the Result of the Previous Sample
For TLC45xx, the LSB is Presented on the Rising SCLK 16th Edge
SDO
ÎÎ
MSB MSB−1 MSB−2 MSB−3 MSB−4 MSB−5 LSB−3 LSB−2 LSB−1
LSB
The MSB is Presented on the SDO Output After
a Rising Edge on the FS Input.
t(PWRDWN)
Î
ÎÎ
MSB
MSB−1 MSB−2 MSB−3
The Device Will go into the Power Down State After the Conversion is
Complete. A Falling CS Edge or Rising FS Edge, Whichever Occurs First,
Removes the Device From Power Down.
Figure 17. DSP Cycle Timing Using FS Only (or Using Both CS and FS for the TLC4541)
14
www.ti.com
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
tcyc
tcyc(SCLK)
1
SCLK
tconv
ts
5
2
14
16
15
1
17,
24
tw1
tsu1
t(PWRDWN)
th2
tw2
CS
tw3
th1
td2
SDO
td3
LSB+2
MSB
MSB
LSB
LSB+1
td1
Figure 18. Critical Timing: Control Via CS Input (FS = 1 for TLC4541)
tconv
ts
2
1
SCLK
5
t(PWRDWN)
th2
th4
1
17,
24
16
15
14
tsu5
tsu4
CS
tw4
t(PWRDWN)
td2
FS
ÎÎ
ÎÎ
tsu3
SDO
ÎÎÎ
ÎÎÎ
td3
LSB+2
MSB
LSB+1
LSB
td4
MSB
Figure 19. Critical Timing: Control Via CS and FS Inputs (TLC4541 Only)
2
1
SCLK
8
9
1
2
tsu6
th6
tcyc(reset)
Normal Cycle Begins
CS
Reset Cycle
SDO
MSB
MSB
MSB−1
(Output = FF00h)
Figure 20. Critical Timing: Reset/Initialization Cycle (FS =1 for TLC4541)
www.ti.com
15
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
2
1
SCLK
8
th7
9
2
1
tsu7
th7
8
9
2
1
tsu6
tcyc(reset)
CS
tcyc(reset)
OR
Normal Cycle Begins
FS
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
Initialization Cycle (Reset)
SDO
MSB
MSB
Figure 21. Critical Timing: Initialization Cycle (TLC4541 Only)
ÎÎ
ÎÎ
MSB
MSB−1
detailed description
The TLC4541/5 are successive approximation (SAR) ADCs utilizing a charge-redistribution DAC. Figure 22
shows a simplified version of the ADC. The sampling capacitor acquires the signal on AIN (or the AIN(+) pin for
TLC4545) during the sampling period. When the conversion process starts, the SAR control logic and charge
redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the
comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the
ADC output code is generated.
Charge
Redistribution
DAC
AIN/
AIN(+)
−
Ci
+
Control
Logic
Ci
GND/
AIN(−)
Figure 22. Simplified SAR Circuit
16
www.ti.com
ADC Code
SLAS293 − DECEMBER 2001
PRINCIPLES OF OPERATION
pseudo-differential inputs
The TLC4545 operate in pseudo-differential mode. The inverted input is available on pin 5. The inverted input
can tolerate a maximum input ripple of ±0.2 V. It is normally used for zero-scale offset cancellation or ground
noise rejection.
serial interface
Output data format is binary (unipolar straight binary).
binary
D Zero Scale Code = 0000h, VAIN = GND
D Full Scale Code = FFFFh, VAIN = VREF – 1LSB
reference voltage
An external reference must be applied via pin 2, VREF. The voltage level applied to this pin establishes the upper
limit of the analog inputs to produce a full-scale reading. The value of VREF, and the analog input should not
exceed the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The
digital output is at full scale when the input signal is equal to or higher than VREF and at zero when the input
signal is equal to or less than GND.
auto-power down and power up
Auto-power down is built into the devices in order to reduce power consumption. The wake-up time is fast
enough to provide power down between each conversion cycle. The power down state is initiated at the end
of conversion and wakes up on a falling CS edge (or rising FS edge, whichever occurs first, for TLC4541 only).
www.ti.com
17
SLAS293 − DECEMBER 2001
APPLICATION INFORMATION
5V
DSP to Single TLC4541
0.1 µF
REF
0.1 µF
10 kΩ
10 kΩ
VDD
FS
FSX0
SD0
DR0
DSP
CLKX0
SCLK
CLKR0
CS
TLC4541
REF
AIN
GND
5V
DSP to Single TLC4545
0.1 µF
REF
0.1 µF
10 kΩ
10 kΩ
CS/FS
FSX0
SD0
DR0
DSP
SCLK
CLKX0
CLKR0
VDD
REF
TLC4545 AIN(+)
AIN(−)
GND
DSP to Multiple TLC4541s
XF0
FSX0
DR0
DSP
CLKX0
CLKR0
XF1
Ext Ref Input
5V
REF
0.1 µF
5V
0.1 µF
0.1 µF
10 kΩ
REF
AIN
VDD
10 kΩ
10 kΩ
10 kΩ
CS
CS
FS
FS
TLC4541
TLC4541
#1
SDO
SDO
#2
GND
SCLK
SCLK
GND
Figure 23. Typical ADC Interface to a TMS320 DSP
18
VDD
www.ti.com
REF
AIN
SLAS293 − DECEMBER 2001
MECHANICAL DATA
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0.050 (1,27)
0.020 (0,51)
0.014 (0,35)
14
0.010 (0,25) M
8
0.008 (0,20) NOM
0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane
0.010 (0,25)
1
7
0°−ā 8°
A
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.069 (1,75) MAX
0.010 (0,25)
0.004 (0,10)
PINS **
0.004 (0,10)
8
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
4040047 / D 10/96
NOTES: A.
B.
C.
D.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
www.ti.com
19
SLAS293 − DECEMBER 2001
MECHANICAL DATA
DGK (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE
0,38
0,25
0,65
8
0,25 M
5
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
1
0°−ā 6°
4
3,05
2,95
0,69
0,41
Seating Plane
1,07 MAX
0,15
0,05
0,10
4073329/B 04/98
NOTES: A.
B.
C.
D.
20
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion.
Falls within JEDEC MO-187
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Amplifiers
Applications
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright  2003, Texas Instruments Incorporated